skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: SVX Sequencer Board

Technical Report ·
DOI:https://doi.org/10.2172/1032120· OSTI ID:1032120

The SVX Sequencer boards are 9U by 280mm circuit boards that reside in slots 2 through 21 of each of eight Eurocard crates in the D0 Detector Platform. The basic purpose is to control the SVX chips for data acquisition and when a trigger occurs, to gather the SVX data and relay the data to the VRB boards in the Movable Counting House. Functions and features are as follows: (1) Initialization of eight SVX chip strings using the MIL-STD-1553 data bus; (2) Real time manipulation of the SVX control lines to effect data acquisition, digitization, and readout based on the NRZ/Clock signals from the Controller; (3) Conversion of 8-bit electrical SVX readout data to an optical signal operating at 1.062 Gbit/sec, sent to the VRB. Eight HDIs will be serviced per board; (4) Built-in logic analyzer which can record the most important control and data lines during a data acquisition cycle and put this recorded information onto the 1553 bus; (5) Identification header and end of data trailer tacked onto data stream; (6) 1553 register which can read the current values of the control and data lines; (7) 1553 register which can test the optical link; (8) 1553 registers for crossing pulse width, calibration pulse voltage, and calibration pipeline select; (9) 1553 register for reading the optical drivers status link; (10) 1553 register for power control of SVX chips and ignoring bad SVX strings; (11) Front panel displays and LEDs show the board status at a glance; (12) In-system programmable EPLDs are programmed via 1553 or Altera's 'Bitblaster'; (13) Automatic readout abort after 45us; (14) Supplies BUSY signal back to Trigger Framework; (15) Supports a heartbeat system to prevent excessive SVX current draw; and (16) Supports a SVX power trip feature if heartbeat failure occurs.

Research Organization:
Fermi National Accelerator Lab. (FNAL), Batavia, IL (United States)
Sponsoring Organization:
USDOE Office of Science (SC)
DOE Contract Number:
AC02-07CH11359
OSTI ID:
1032120
Report Number(s):
FERMILAB-D0-EN-480; TRN: US1200485
Country of Publication:
United States
Language:
English

Similar Records

D0 Silicon Strip Detector Upgrade Project SVX Sequencer Controller Board
Technical Report · Tue May 29 00:00:00 EDT 2001 · OSTI ID:1032120

Port Card Moduel
Technical Report · Mon May 02 00:00:00 EDT 1994 · OSTI ID:1032120

Testing of the TriP Chip Running at 132 nsec Using a Modified AFE Board
Technical Report · Fri Dec 19 00:00:00 EST 2003 · OSTI ID:1032120