Apparatus and method for fusion of compute and switching functions of exascale system into a single component by using configurable network-on-chip fabric with distributed dual mode input-output ports and programmable network interfaces
Abstract
Described is an apparatus which comprises: a Network-On-Chip fabric using crossbar switches, having distributed ingress and egress ports; and a dual-mode network interface coupled to at least one crossbar switch, the dual-mode network interface is to include: a dual-mode circuitry; a controller operable to: configure the dual-mode circuitry to transmit and receive differential signals via the egress and ingress ports, respectively, and configure the dual-mode circuitry to transmit and receive signal-ended signals via the egress and ingress ports, respectively.
- Inventors:
- Issue Date:
- Research Org.:
- Intel Corporation, Santa Clara, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1455200
- Patent Number(s):
- 9992135
- Application Number:
- 14/967,166
- Assignee:
- Intel Corporation (Santa Clara, CA)
- Patent Classifications (CPCs):
-
H - ELECTRICITY H04 - ELECTRIC COMMUNICATION TECHNIQUE H04L - TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- DOE Contract Number:
- B608115
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 2015 Dec 11
- Country of Publication:
- United States
- Language:
- English
- Subject:
- 97 MATHEMATICS AND COMPUTING
Citation Formats
Khare, Surhud, Somasekhar, Dinesh, More, Ankit, Dunning, David S., Borkar, Nitin Y., and Borkar, Shekhar Y. Apparatus and method for fusion of compute and switching functions of exascale system into a single component by using configurable network-on-chip fabric with distributed dual mode input-output ports and programmable network interfaces. United States: N. p., 2018.
Web.
Khare, Surhud, Somasekhar, Dinesh, More, Ankit, Dunning, David S., Borkar, Nitin Y., & Borkar, Shekhar Y. Apparatus and method for fusion of compute and switching functions of exascale system into a single component by using configurable network-on-chip fabric with distributed dual mode input-output ports and programmable network interfaces. United States.
Khare, Surhud, Somasekhar, Dinesh, More, Ankit, Dunning, David S., Borkar, Nitin Y., and Borkar, Shekhar Y. Tue .
"Apparatus and method for fusion of compute and switching functions of exascale system into a single component by using configurable network-on-chip fabric with distributed dual mode input-output ports and programmable network interfaces". United States. https://www.osti.gov/servlets/purl/1455200.
@article{osti_1455200,
title = {Apparatus and method for fusion of compute and switching functions of exascale system into a single component by using configurable network-on-chip fabric with distributed dual mode input-output ports and programmable network interfaces},
author = {Khare, Surhud and Somasekhar, Dinesh and More, Ankit and Dunning, David S. and Borkar, Nitin Y. and Borkar, Shekhar Y.},
abstractNote = {Described is an apparatus which comprises: a Network-On-Chip fabric using crossbar switches, having distributed ingress and egress ports; and a dual-mode network interface coupled to at least one crossbar switch, the dual-mode network interface is to include: a dual-mode circuitry; a controller operable to: configure the dual-mode circuitry to transmit and receive differential signals via the egress and ingress ports, respectively, and configure the dual-mode circuitry to transmit and receive signal-ended signals via the egress and ingress ports, respectively.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Jun 05 00:00:00 EDT 2018},
month = {Tue Jun 05 00:00:00 EDT 2018}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Systems and methods for software extensible multi-processing
patent, August 2009
- Gonzalez, Ricardo E.; Wang, Albert; Banta, Gareld Howard
- US Patent Document 7,581,081
Low-overhead operating systems
patent, December 2012
- Metcalf, Christopher D.
- US Patent Document 8,327,187
Processing system with interspersed processors DMA-FIFO
patent, August 2016
- Dobbs, Carl S.; Trocino, Michael R.; Bindloss, Keith M.
- US Patent Document 9,424,213
Multiprocessor Node Controller Circuit and Method
patent-application, January 2009
- Deneroff, Martin M.; Kaldani, Givargis G.; Koren, Yuval
- US Patent Document 12/181202; 20090024833
Systems and Methods for Dynamic Routing in a Multiprocessor Network Using Local Congestion Sensing
patent-application, July 2012
- Abts, Dennis Charles; Klausler, Peter Michael; Marty, Michael
- US Patent Document 12/985013; 20120170582
Modular Decoupled Crossbar for On-Chip Router
patent-application, December 2014
- Park, Dongkonk; Vaidya, Aniruddha; Kumar, Akhilesh
- US Patent Document 13/994801; 20140376557
Architecture and Method for Hybrid Circuit-Switched and Packet-Switched Router
patent-application, March 2015
- Anders, Mark A.; Chen, Gregory K.; Kaul, Himanshu
- US Patent Document 14/129544; 20150071282
Directional Two-Dimensional Router and Interconnection Network for Field Programmable Gate Arrays, and Other Circuits and Applications of the Router and Network
patent-application, November 2016
- Gray, Jan Stephen
- US Patent Document 14/986532; 20160344629