DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Process for forming synapses in neural networks and resistor therefor

Abstract

Customizable neural network in which one or more resistors form each synapse. All the resistors in the synaptic array are identical, thus simplifying the processing issues. Highly doped, amorphous silicon is used as the resistor material, to create extremely high resistances occupying very small spaces. Connected in series with each resistor in the array is at least one severable conductor whose uppermost layer has a lower reflectivity of laser energy than typical metal conductors at a desired laser wavelength.

Inventors:
 [1]
  1. San Francisco, CA
Issue Date:
Research Org.:
Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
OSTI Identifier:
870526
Patent Number(s):
5538915
Assignee:
Regents of University of California (Oakland, CA)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06N - COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES
DOE Contract Number:  
W-7405-ENG-48
Resource Type:
Patent
Country of Publication:
United States
Language:
English
Subject:
process; forming; synapses; neural; networks; resistor; customizable; network; resistors; form; synapse; synaptic; array; identical; simplifying; processing; issues; highly; doped; amorphous; silicon; material; create; extremely; resistances; occupying; spaces; connected; series; severable; conductor; uppermost; layer; reflectivity; laser; energy; typical; metal; conductors; desired; wavelength; metal conductor; neural network; amorphous silicon; laser energy; highly doped; neural networks; resistor material; metal conductors; uppermost layer; resistors form; synaptic array; forming synapses; metal conduct; neural net; processing issues; customizable neural; laser wavelength; /438/

Citation Formats

Fu, Chi Y. Process for forming synapses in neural networks and resistor therefor. United States: N. p., 1996. Web.
Fu, Chi Y. Process for forming synapses in neural networks and resistor therefor. United States.
Fu, Chi Y. Mon . "Process for forming synapses in neural networks and resistor therefor". United States. https://www.osti.gov/servlets/purl/870526.
@article{osti_870526,
title = {Process for forming synapses in neural networks and resistor therefor},
author = {Fu, Chi Y},
abstractNote = {Customizable neural network in which one or more resistors form each synapse. All the resistors in the synaptic array are identical, thus simplifying the processing issues. Highly doped, amorphous silicon is used as the resistor material, to create extremely high resistances occupying very small spaces. Connected in series with each resistor in the array is at least one severable conductor whose uppermost layer has a lower reflectivity of laser energy than typical metal conductors at a desired laser wavelength.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Mon Jan 01 00:00:00 EST 1996},
month = {Mon Jan 01 00:00:00 EST 1996}
}

Works referenced in this record:

A laser direct write double-level-metal technology for rapid fabrication
conference, January 1990


An introduction to computing with neural nets
journal, January 1987


Resistive synaptic interconnects for electronic neural networks
journal, July 1987

  • Lamb, J. L.; Thakoor, A. P.; Moopenn, A.
  • Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films, Vol. 5, Issue 4
  • https://doi.org/10.1116/1.574607