Method for fabricating embedded nanostructures with arbitrary shape
Abstract
A layered heterostructure, comprising alternating layers of different semiconductors, wherein one of the atom species of one of the semiconductors has a faster diffusion rate along an oxidizing interface than an atom species of the other semiconductor at an oxidizing temperature, can be used to fabricate embedded nanostructures with arbitrary shape. The result of the oxidation will be an embedded nanostructure comprising the semiconductor having slower diffusing atom species surrounded by the semiconductor having the higher diffusing atom species. The method enables the fabrication of low- and multi-dimensional quantum-scale embedded nanostructures, such as quantum dots (QDs), toroids, and ellipsoids.
- Inventors:
- Issue Date:
- Research Org.:
- Sandia National Lab. (SNL-NM), Albuquerque, NM (United States); Univ. of Florida, Gainesville, FL (United States)
- Sponsoring Org.:
- USDOE National Nuclear Security Administration (NNSA)
- OSTI Identifier:
- 1892532
- Patent Number(s):
- 11222950
- Application Number:
- 16/852,763
- Assignee:
- National Technology & Engineering Solutions of Sandia, LLC (Albuquerque, NM); University of Florida Research Foundation, Inc. (Gainesville, FL)
- Patent Classifications (CPCs):
-
B - PERFORMING OPERATIONS B82 - NANOTECHNOLOGY B82Y - SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES
H - ELECTRICITY H01 - BASIC ELECTRIC ELEMENTS H01L - SEMICONDUCTOR DEVICES
- DOE Contract Number:
- NA0003525
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 04/20/2020
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Wang, George T., Sapkota, Keshab R., Jones, Kevin S., and Turner, Emily M. Method for fabricating embedded nanostructures with arbitrary shape. United States: N. p., 2022.
Web.
Wang, George T., Sapkota, Keshab R., Jones, Kevin S., & Turner, Emily M. Method for fabricating embedded nanostructures with arbitrary shape. United States.
Wang, George T., Sapkota, Keshab R., Jones, Kevin S., and Turner, Emily M. Tue .
"Method for fabricating embedded nanostructures with arbitrary shape". United States. https://www.osti.gov/servlets/purl/1892532.
@article{osti_1892532,
title = {Method for fabricating embedded nanostructures with arbitrary shape},
author = {Wang, George T. and Sapkota, Keshab R. and Jones, Kevin S. and Turner, Emily M.},
abstractNote = {A layered heterostructure, comprising alternating layers of different semiconductors, wherein one of the atom species of one of the semiconductors has a faster diffusion rate along an oxidizing interface than an atom species of the other semiconductor at an oxidizing temperature, can be used to fabricate embedded nanostructures with arbitrary shape. The result of the oxidation will be an embedded nanostructure comprising the semiconductor having slower diffusing atom species surrounded by the semiconductor having the higher diffusing atom species. The method enables the fabrication of low- and multi-dimensional quantum-scale embedded nanostructures, such as quantum dots (QDs), toroids, and ellipsoids.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Jan 11 00:00:00 EST 2022},
month = {Tue Jan 11 00:00:00 EST 2022}
}
Works referenced in this record:
Strain effects on three-dimensional, two-dimensional, and one-dimensional silicon logic devices: Predicting the future of strained silicon
journal, November 2010
- Baykan, Mehmet O.; Thompson, Scott E.; Nishida, Toshikazu
- Journal of Applied Physics, Vol. 108, Issue 9
Semiconductor device including groups of nanowires of different semiconductor materials and related methods
patent, November 2018
- Loubet, Nicolas; Kuss, James
- US Patent Document 10,134,759
Selective amorphization of ion‐bombarded SiGe strained‐layer superlattices
journal, March 1991
- Vos, M.; Wu, C.; Mitchell, I. V.
- Applied Physics Letters, Vol. 58, Issue 9
Oxidation of silicon–germanium alloys. II. A mathematical model
journal, December 1997
- Hellberg, P. -E.; Zhang, S. -L.; d’Heurle, F. M.
- Journal of Applied Physics, Vol. 82, Issue 11
Surround-gated vertical nanowire quantum dots
journal, June 2010
- van Weert, M. H. M.; den Heijer, M.; van Kouwen, M. P.
- Applied Physics Letters, Vol. 96, Issue 23
Metal assisted chemical etching to produce III-V semiconductor nanostructures
patent, February 2015
- Li, Xiuling; Dejarld, Matthew T.; Shin, Jae Cheol
- US Patent Document 8,951,430
Lateral Ge Diffusion During Oxidation of Si/SiGe Fins
journal, March 2017
- Brewer, William M.; Xin, Yan; Hatem, C.
- Nano Letters, Vol. 17, Issue 4
Method for providing a nanoscale, high electron mobility transistor (HEMT) on insulator
patent, May 2012
- Enicks, Darwin Gene
- US Patent Document 8,173,526
Surface brightens up Si quantum dots: direct bandgap-like size-tunable emission
journal, January 2013
- Dohnalová, Kateřina; Poddubny, Alexander N.; Prokofiev, Alexei A.
- Light: Science & Applications, Vol. 2, Issue 1
Apparatus and methods of nanopatterning and applications of same
patent-application, August 2011
- Malshe, Ajay P.; Taylor, Curtis R.; Salamo, Gregory
- US Patent Application 12/922331; 20110198569
Encapsulated nanostructures and devices containing encapsulated nanostructures
patent, September 2019
- Hatem, Christopher R.; Jones, Kevin S.; Brewer, William M.
- US Patent Document 10,411,096
Method of manufacturing MOS transistor with stack of cascaded nanowires
patent, September 2018
- Yin, Huaxiang; Ma, Xiaolong; Xu, Weijia
- US Patent Document 10,068,990
Encapsulated nanostructures and method for fabricating
patent, May 2018
- Hatem, Christopher R.; Jones, Kevin S.; Brewer, William M.
- US Patent Document 9,985,101
Semiconductor nanowire and its manufacturing method
patent, March 2012
- Kawashima, Takahiro; Saitoh, Tohru
- US Patent Document 8,143,144
Precision synthesis of quantum dot nanostructures for fluorescent and optoelectronic devices
patent, July 2010
- Linden, Kurt J.
- US Patent Document 7,759,257