Address-based filtering for load/store speculation
Abstract
Address-based filtering for load/store speculation includes maintaining a filtering table including table entries associated with ranges of addresses; in response to receiving an ordering check triggering transaction, querying the filtering table using a target address of the ordering check triggering transaction to determine if an instruction dependent upon the ordering check triggering transaction has previously been generated a physical address; and in response to determining that the filtering table lacks an indication that the instruction dependent upon the ordering check triggering transaction has previously been generated a physical address, bypassing a lookup operation in an ordering violation memory structure to determine whether the instruction dependent upon the ordering check triggering transaction is currently in-flight.
- Inventors:
- Issue Date:
- Research Org.:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA (United States)
- Sponsoring Org.:
- USDOE
- OSTI Identifier:
- 1823897
- Patent Number(s):
- 10990393
- Application Number:
- 16/658,474
- Assignee:
- Advanced Micro Devices, Inc. (Santa Clara, CA)
- Patent Classifications (CPCs):
-
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
- DOE Contract Number:
- AC52-07NA27344; B620717
- Resource Type:
- Patent
- Resource Relation:
- Patent File Date: 10/21/2019
- Country of Publication:
- United States
- Language:
- English
Citation Formats
Kalamatianos, John, Ramani, Krishnan V., and Mashimo, Susumu. Address-based filtering for load/store speculation. United States: N. p., 2021.
Web.
Kalamatianos, John, Ramani, Krishnan V., & Mashimo, Susumu. Address-based filtering for load/store speculation. United States.
Kalamatianos, John, Ramani, Krishnan V., and Mashimo, Susumu. Tue .
"Address-based filtering for load/store speculation". United States. https://www.osti.gov/servlets/purl/1823897.
@article{osti_1823897,
title = {Address-based filtering for load/store speculation},
author = {Kalamatianos, John and Ramani, Krishnan V. and Mashimo, Susumu},
abstractNote = {Address-based filtering for load/store speculation includes maintaining a filtering table including table entries associated with ranges of addresses; in response to receiving an ordering check triggering transaction, querying the filtering table using a target address of the ordering check triggering transaction to determine if an instruction dependent upon the ordering check triggering transaction has previously been generated a physical address; and in response to determining that the filtering table lacks an indication that the instruction dependent upon the ordering check triggering transaction has previously been generated a physical address, bypassing a lookup operation in an ordering violation memory structure to determine whether the instruction dependent upon the ordering check triggering transaction is currently in-flight.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {Tue Apr 27 00:00:00 EDT 2021},
month = {Tue Apr 27 00:00:00 EDT 2021}
}
Save to My Library
You must Sign In or Create an Account in order to save documents to your library.
Works referenced in this record:
Speculation Barrier Instruction
patent-application, July 2019
- Grisenthwaite, Richard Roy; Gabrielli, Giacomo; Horsnell, Matthew James
- US Patent Application 16/208701; 20190205140
Methods and apparatus for controlling speculative execution of instructions based on a multiaccess memory condition
patent-application, February 2003
- Dice, David
- US Patent Application 10/039368; 20030033510
Method and apparatus for reordering memory operations in a superscalar or very long instruction word processor
patent, April 1997
- Ebcioglu, Mahmut K.; Luick, David Arnold; Moreno, Jaime
- US Patent Document 5,625,835
Memory ordering queue/versioning cache circuit
patent, September 2011
- Favor, John Gregory; Chan, Paul G.; Murphy, Graham Ricketson
- US Patent Document 8,024,522
Cache storing data fetched by address calculating load instruction with label used as associated name for consuming instruction to refer
patent, November 2016
- Abdallah, Mohammad
- US Patent Document 9,501,280
Dependence Prediction in a Memory System
patent-application, December 2010
- Burger, Doug; Keckler, Stephen W.; McDonald, Robert
- US Patent Application 12/487804; 20100325395
Managing cache coherence
patent, August 2013
- Miao, Chyi-Chang; Metcalf, Christopher D.; Bratt, Ian Rudolf
- US Patent Document 8,521,963
Value prediction in a processor for providing speculative execution
patent-application, October 2004
- Winberg, Lars; Holmberg, Per
- US Patent Application 10/484195; 20040199752
Load/store dependency predictor optimization for replayed loads
patent, October 2019
- Kanapathipillai, Pradeep; Meier, Stephan G.; Williams, III, Gerard R.
- US Patent Document 10,437,595