skip to main content
DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Secure true random number generation using 1.5-T transistor flash memory

Abstract

This disclosure relates generally to physically unclonable function (PUF) circuitry along with methods of generating numbers. In one embodiment, the PUF circuitry includes a memory, a memory control circuitry, and whitening circuitry. To reduce or eliminate the systematic bias from the array, whitening circuitry is configured to generate a random number comprising random number bits in response to the memory control circuit implementing at least one sequence of memory cycles on the array of the memory cells in the memory. The whitening circuitry is configured to provide the random number bits of the random number based on the variable bit states stored by the array of the memory cells. On average the whitening circuitry is configured to provide approximately half of the random number bits in the first bit state and half of random number bits in a second bit state.

Inventors:
; ;
Issue Date:
Research Org.:
Arizona Board of Regents on behalf of Arizona State University, Scottsdale, AZ (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1483257
Patent Number(s):
10,078,494
Application Number:
15/276,087
Assignee:
Arizona Board of Regents on behalf of Arizona State University (Scottsdale, AZ)
DOE Contract Number:  
NE0000679
Resource Type:
Patent
Resource Relation:
Patent File Date: 2016 Sep 26
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Clark, Lawrence T., Adams, James, and Holbert, Keith E. Secure true random number generation using 1.5-T transistor flash memory. United States: N. p., 2018. Web.
Clark, Lawrence T., Adams, James, & Holbert, Keith E. Secure true random number generation using 1.5-T transistor flash memory. United States.
Clark, Lawrence T., Adams, James, and Holbert, Keith E. Tue . "Secure true random number generation using 1.5-T transistor flash memory". United States. https://www.osti.gov/servlets/purl/1483257.
@article{osti_1483257,
title = {Secure true random number generation using 1.5-T transistor flash memory},
author = {Clark, Lawrence T. and Adams, James and Holbert, Keith E.},
abstractNote = {This disclosure relates generally to physically unclonable function (PUF) circuitry along with methods of generating numbers. In one embodiment, the PUF circuitry includes a memory, a memory control circuitry, and whitening circuitry. To reduce or eliminate the systematic bias from the array, whitening circuitry is configured to generate a random number comprising random number bits in response to the memory control circuit implementing at least one sequence of memory cycles on the array of the memory cells in the memory. The whitening circuitry is configured to provide the random number bits of the random number based on the variable bit states stored by the array of the memory cells. On average the whitening circuitry is configured to provide approximately half of the random number bits in the first bit state and half of random number bits in a second bit state.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2018},
month = {9}
}

Patent:

Save / Share:

Works referenced in this record:

Low cost attacks on tamper resistant devices
book, January 1998

  • Anderson, Ross; Kuhn, Markus; Goos, G.
  • Security Protocols, p. 125-136
  • DOI: 10.1007/BFb0028165

Improved circuits for microchip identification using SRAM mismatch
conference, September 2011

  • Chellappa, Srivatsan; Dey, Aritra; Clark, Lawrence T.
  • 2011 IEEE Custom Integrated Circuits Conference (CICC)
  • DOI: 10.1109/CICC.2011.6055318

Controlled physical random functions and applications
journal, January 2008

  • Gassend, Blaise; Dijk, Marten Van; Clarke, Dwaine
  • ACM Transactions on Information and System Security, Vol. 10, Issue 4, p. 1-22
  • DOI: 10.1145/1284680.1284683

Power-Up SRAM State as an Identifying Fingerprint and Source of True Random Numbers
journal, September 2009

  • Holcomb, D. E.; Burleson, W. P.; Fu, K.
  • IEEE Transactions on Computers, Vol. 58, Issue 9
  • DOI: 10.1109/TC.2008.212

IC identification circuit using device mismatch
conference, January 2000

  • Lofstrom, K.; Daasch, W. R.; Taylor, D.
  • 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)
  • DOI: 10.1109/ISSCC.2000.839821

A Self-Authenticating Chip Architecture Using an Intrinsic Fingerprint of Embedded DRAM
journal, November 2013

  • Rosenblatt, Sami; Chellappa, Srivatsan; Cestero, Albert
  • IEEE Journal of Solid-State Circuits, Vol. 48, Issue 11, p. 2934-2943
  • DOI: 10.1109/JSSC.2013.2282114

Modeling attacks on physical unclonable functions
conference, January 2010

  • Rührmair, Ulrich; Sehnke, Frank; Sölter, Jan
  • CCS '10 Proceedings of the 17th ACM conference on Computer and communications security, p. 237-249
  • DOI: 10.1145/1866307.1866335

Flash Memory for Ubiquitous Hardware Security Functions: True Random Number Generation and Device Fingerprints
conference, May 2012

  • Wang, Yinglei; Yu, Wing-kei; Wu, Shuo
  • 2012 IEEE Symposium on Security and Privacy
  • DOI: 10.1109/SP.2012.12