Hardware packet pacing using a DMA in a parallel computer

Title: Hardware packet pacing using a DMA in a parallel computer

Full Record
Similar

Method and system for hardware packet pacing using a direct memory access controller in a parallel computer which, in one aspect, keeps track of a total number of bytes put on the network as a result of a remote get operation, using a hardware token counter.

Inventors:: Chen, Dong; Heidelberger, Phillip; Vranas, Pavlos

Issue Date:: 2013-08-13

OSTI Identifier:: 1092967

Assignee:: International Business Machines Corporation (Armonk, NY) OSTI

Patent Number(s):: 8,509,255

Application Number:: 11/768,682

Contract Number:: B554331

Research Org:: International Business Machines Corporation (Armonk, NY)

Sponsoring Org:: USDOE

Country of Publication:: United States

Language:: English

Subject:: 97 MATHEMATICS AND COMPUTING

Full Text
View Full Text

Similar records in DOepatents and OSTI.GOV collections:

Optimized collectives using a DMA on a parallel computer

Patent Chen, Dong ; Gabor, Dozsa ; Giampapa, Mark E ; Heidelberger, ; Phillip,

Optimizing collective operations using direct memory access controller on a parallel computer, in one aspect, may comprise establishing a byte counter associated with a direct memory access controller for each submessage in a message. The byte counter includes at least a base address of memory and a byte count associated with a submessage. A byte counter associated with a submessage is monitored to determine whether at least a block of data of the submessage has been received. The block of data has a predetermined size, for example, a number of bytes. The block is processed when the block has beenmore »« less
Full Text Available February 2011
DMA shared byte counters in a parallel computer

Patent Chen, Dong ; Gara, Alan G. ; Heidelberger, Philip ; Vranas, Pavlos

A parallel computer system is constructed as a network of interconnected compute nodes. Each of the compute nodes includes at least one processor, a memory and a DMA engine. The DMA engine includes a processor interface for interfacing with the at least one processor, DMA logic, a memory interface for interfacing with the memory, a DMA network interface for interfacing with the network, injection and reception byte counters, injection and reception FIFO metadata, and status registers and control registers. The injection FIFOs maintain memory locations of the injection FIFO metadata memory locations including its current head and tail, and themore »« less
Full Text Available April 2010
Pacing a data transfer operation between compute nodes on a parallel computer

Patent Blocksome, Michael A

Methods, systems, and products are disclosed for pacing a data transfer between compute nodes on a parallel computer that include: transferring, by an origin compute node, a chunk of an application message to a target compute node; sending, by the origin compute node, a pacing request to a target direct memory access (`DMA`) engine on the target compute node using a remote get DMA operation; determining, by the origin compute node, whether a pacing response to the pacing request has been received from the target DMA engine; and transferring, by the origin compute node, a next chunk of the applicationmore »« less
Full Text Available September 2011
Self-pacing direct memory access data transfer operations for compute nodes in a parallel computer

Patent Blocksome, Michael A

Methods, apparatus, and products are disclosed for self-pacing DMA data transfer operations for nodes in a parallel computer that include: transferring, by an origin DMA on an origin node, a RTS message to a target node, the RTS message specifying an message on the origin node for transfer to the target node; receiving, in an origin injection FIFO for the origin DMA from a target DMA on the target node in response to transferring the RTS message, a target RGET descriptor followed by a DMA transfer operation descriptor, the DMA descriptor for transmitting a message portion to the target node,more »« less
Full Text Available February 2015
Locating hardware faults in a data communications network of a parallel computer

Patent Archer, Charles J. ; Megerian, Mark G. ; Ratterman, Joseph D. ; Smith, Brian E.

Hardware faults location in a data communications network of a parallel computer. Such a parallel computer includes a plurality of compute nodes and a data communications network that couples the compute nodes for data communications and organizes the compute node as a tree. Locating hardware faults includes identifying a next compute node as a parent node and a root of a parent test tree, identifying for each child compute node of the parent node a child test tree having the child compute node as root, running a same test suite on the parent test tree and each child test tree,more »« less
Full Text Available January 2010