skip to main content
DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Self-pacing direct memory access data transfer operations for compute nodes in a parallel computer

Abstract

Methods, apparatus, and products are disclosed for self-pacing DMA data transfer operations for nodes in a parallel computer that include: transferring, by an origin DMA on an origin node, a RTS message to a target node, the RTS message specifying an message on the origin node for transfer to the target node; receiving, in an origin injection FIFO for the origin DMA from a target DMA on the target node in response to transferring the RTS message, a target RGET descriptor followed by a DMA transfer operation descriptor, the DMA descriptor for transmitting a message portion to the target node, the target RGET descriptor specifying an origin RGET descriptor on the origin node that specifies an additional DMA descriptor for transmitting an additional message portion to the target node; processing, by the origin DMA, the target RGET descriptor; and processing, by the origin DMA, the DMA transfer operation descriptor.

Inventors:
Issue Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1170375
Patent Number(s):
8,959,172
Application Number:
11/829,339
Assignee:
International Business Machines Corporation (Armonk, NY)
DOE Contract Number:  
B554331
Resource Type:
Patent
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Blocksome, Michael A. Self-pacing direct memory access data transfer operations for compute nodes in a parallel computer. United States: N. p., 2015. Web.
Blocksome, Michael A. Self-pacing direct memory access data transfer operations for compute nodes in a parallel computer. United States.
Blocksome, Michael A. Tue . "Self-pacing direct memory access data transfer operations for compute nodes in a parallel computer". United States. https://www.osti.gov/servlets/purl/1170375.
@article{osti_1170375,
title = {Self-pacing direct memory access data transfer operations for compute nodes in a parallel computer},
author = {Blocksome, Michael A},
abstractNote = {Methods, apparatus, and products are disclosed for self-pacing DMA data transfer operations for nodes in a parallel computer that include: transferring, by an origin DMA on an origin node, a RTS message to a target node, the RTS message specifying an message on the origin node for transfer to the target node; receiving, in an origin injection FIFO for the origin DMA from a target DMA on the target node in response to transferring the RTS message, a target RGET descriptor followed by a DMA transfer operation descriptor, the DMA descriptor for transmitting a message portion to the target node, the target RGET descriptor specifying an origin RGET descriptor on the origin node that specifies an additional DMA descriptor for transmitting an additional message portion to the target node; processing, by the origin DMA, the target RGET descriptor; and processing, by the origin DMA, the DMA transfer operation descriptor.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2015},
month = {2}
}

Patent:

Save / Share:

Works referenced in this record:

The Blue Gene/L Supercomputer: A Hardware and Software Story
journal, May 2007

  • Moreira, Jos√© E.; Salapura, Valentina; Almasi, George
  • International Journal of Parallel Programming, Vol. 35, Issue 3, p. 181-206
  • DOI: 10.1007/s10766-007-0037-2

An analysis of NIC resource usage for offloading MPI
conference, January 2004

  • Brightwell, R.; Underwood, K. D.
  • 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.
  • DOI: 10.1109/IPDPS.2004.1303192

The impact of MPI queue usage on message latency
conference, January 2004

  • Underwood, K. D.; Brightwell, R.
  • International Conference on Parallel Processing, 2004. ICPP 2004.
  • DOI: 10.1109/ICPP.2004.1327915

A Hardware Acceleration Unit for MPI Queue Processing
conference, January 2005

  • Underwood, K. D.; Hemmert, K. S.; Rodrigues, A.
  • 19th IEEE International Parallel and Distributed Processing Symposium
  • DOI: 10.1109/IPDPS.2005.30

A network on chip architecture and design methodology
conference, January 2002

  • Kumar, S.; Jantsch, A.; Soininen, J. -P.
  • Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002
  • DOI: 10.1109/ISVLSI.2002.1016885