DOE Patents title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: Self-pacing direct memory access data transfer operations for compute nodes in a parallel computer

Abstract

Methods, apparatus, and products are disclosed for self-pacing DMA data transfer operations for nodes in a parallel computer that include: transferring, by an origin DMA on an origin node, a RTS message to a target node, the RTS message specifying an message on the origin node for transfer to the target node; receiving, in an origin injection FIFO for the origin DMA from a target DMA on the target node in response to transferring the RTS message, a target RGET descriptor followed by a DMA transfer operation descriptor, the DMA descriptor for transmitting a message portion to the target node, the target RGET descriptor specifying an origin RGET descriptor on the origin node that specifies an additional DMA descriptor for transmitting an additional message portion to the target node; processing, by the origin DMA, the target RGET descriptor; and processing, by the origin DMA, the DMA transfer operation descriptor.

Inventors:
Issue Date:
Research Org.:
International Business Machines Corp., Armonk, NY (United States)
Sponsoring Org.:
USDOE
OSTI Identifier:
1170375
Patent Number(s):
8959172
Application Number:
11/829,339
Assignee:
International Business Machines Corporation (Armonk, NY)
Patent Classifications (CPCs):
G - PHYSICS G06 - COMPUTING G06F - ELECTRIC DIGITAL DATA PROCESSING
DOE Contract Number:  
B554331
Resource Type:
Patent
Country of Publication:
United States
Language:
English
Subject:
97 MATHEMATICS AND COMPUTING

Citation Formats

Blocksome, Michael A. Self-pacing direct memory access data transfer operations for compute nodes in a parallel computer. United States: N. p., 2015. Web.
Blocksome, Michael A. Self-pacing direct memory access data transfer operations for compute nodes in a parallel computer. United States.
Blocksome, Michael A. Tue . "Self-pacing direct memory access data transfer operations for compute nodes in a parallel computer". United States. https://www.osti.gov/servlets/purl/1170375.
@article{osti_1170375,
title = {Self-pacing direct memory access data transfer operations for compute nodes in a parallel computer},
author = {Blocksome, Michael A},
abstractNote = {Methods, apparatus, and products are disclosed for self-pacing DMA data transfer operations for nodes in a parallel computer that include: transferring, by an origin DMA on an origin node, a RTS message to a target node, the RTS message specifying an message on the origin node for transfer to the target node; receiving, in an origin injection FIFO for the origin DMA from a target DMA on the target node in response to transferring the RTS message, a target RGET descriptor followed by a DMA transfer operation descriptor, the DMA descriptor for transmitting a message portion to the target node, the target RGET descriptor specifying an origin RGET descriptor on the origin node that specifies an additional DMA descriptor for transmitting an additional message portion to the target node; processing, by the origin DMA, the target RGET descriptor; and processing, by the origin DMA, the DMA transfer operation descriptor.},
doi = {},
journal = {},
number = ,
volume = ,
place = {United States},
year = {2015},
month = {2}
}

Works referenced in this record:

Congestion free packet network
patent, September 1991


Bulk-synchronous parallel computer
patent, January 1992


Expedited message transfer in a multi-nodal data processing system
patent, May 1997


Static routing system
patent, October 1997


Apparatus and method for packetizing and segmenting MPEG packets
patent, November 1997


Barrier and eureka synchronization architecture for multiprocessors
patent, February 1998


Multimedia communication apparatus and methods
patent, May 1998


Message-passing multiprocessor system
patent, August 1998


Parallel I/O network file server architecture
patent, September 1998


Signaling communication events in a computer network
patent, May 2000


Multi-tasking adapter for parallel network applications
patent, June 2000


Seralized race-free virtual barrier network
patent, July 2000


Method and apparatus for write-back caching with minimal interrupts
patent, March 2004


Mechanism for completing messages in memory
patent, June 2004


System and method for efficient data transfer management
patent, June 2004


Method and apparatus for discarding data packets through the use of descriptors
patent, December 2005


Descriptor-based load balancing
patent, December 2005


Apparatus and method for programmable memory access slot assignment
patent, April 2006


Buffer management technique for a hypertransport data path protocol
patent, September 2006


Protocol agnostic web listener
patent, October 2006


Tables with direct memory access descriptor lists for distributed direct memory access
patent, December 2006


Low latency, high bandwidth data communications between compute nodes in a parallel computer
patent, November 2010


Direct memory access transfer completion notification
patent, February 2011


Controlling flow of data between data processing systems via a memory
patent-application, March 2004


Direct memory access using memory descriptor list A
patent-application, February 2005


Exponential channelized timer
patent-application, April 2005


System and method for high performance message passing
patent-application, April 2005


Method for performing DMA transfers with dynamic descriptor structure
patent-application, May 2005


Lightweight input/output protocol
patent-application, September 2005


Hardware filtering support for denial-of-service attacks
patent-application, September 2005


Failover mechanisms in RDMA operations
patent-application, March 2006


Early interrupt notification in RDMA and in DMA operations
patent-application, March 2006


RDMA server (OSI) global TCE tables
patent-application, March 2006


Remote direct memory access system and method
patent-application, April 2006


Host buffer queues
patent-application, July 2006


Concurrency technique for shared objects
patent-application, July 2006


Data transfer system and data transfer method
patent-application, August 2006


DMA engine for protocol processing
patent-application, September 2006


Method and system for configuring a timer
patent-application, September 2006


Apparatus and method for packet transmission over a high speed network supporting remote direct memory access operations
patent-application, October 2006


Virtualization for device sharing
patent-application, November 2006


Third party node initiated remote direct memory access
patent-application, February 2007


Apparatus and method for stateless CRC calculation
patent-application, July 2007


Executing an Allgather Operation with an Alltoallv Operation in a Parallel Computer
patent-application, January 2008


Packet transferring/transmitting method and mobile communication system
patent-application, May 2008


Data Flow Control Within and Between DMA Channels
patent-application, September 2008


Signaling Completion of a Message Transfer from an Origin Compute Node to a Target Compute Node
patent-application, November 2008


Ultrascalable Petaflop Parallel Supercomputer
patent-application, January 2009


Repeating Direct Memory Access Data Transfer Operations for Compute Nodes in a Parallel Computer
patent-application, January 2009


Third Party, Broadcast, Multicast and Conditional RDMA Operations
patent-application, May 2009


External Memory Controller Node
patent-application, November 2009


Increasing Available FIFO Space to Prevent Messaging Queue Deadlocks in a DMA Environment
patent-application, April 2010


Scalable Interface for Connecting Multiple Computer Systems Which Performs Parallel MPI Header Matching
patent-application, September 2010


The Blue Gene/L Supercomputer: A Hardware and Software Story
journal, May 2007


An analysis of NIC resource usage for offloading MPI
conference, January 2004


The impact of MPI queue usage on message latency
conference, January 2004


A Hardware Acceleration Unit for MPI Queue Processing
conference, January 2005


A network on chip architecture and design methodology
conference, January 2002