PSIM: Periodically shifted interleaved memory system
Conference
·
OSTI ID:98907
- Univ. of Texas, Arlington, TX (United States)
Interleaved memory schemes have been used to increase the memory bandwidth. In this paper, we propose a new interleaved memory scheme called PSIM (Periodically Shifted Interleaved Memory), which allows high memory bandwidths at the sacrifice of very small memory space. It is a stride dependent scheme where the processor utilization is 100% for most strides using a power-of-two number of memory modules. We show, analytically and then by simulation, that the efficiency of PSIM is consistently higher than not only earlier stride dependent schemes but also stride independent schemes for both short and long vector accesses.
- OSTI ID:
- 98907
- Report Number(s):
- CONF-940856-; CNN: Grant 003656-075; TRN: 94:008346-0039
- Resource Relation:
- Conference: 1994 international conference on parallel processing, St. Charles, IL (United States), 15-19 Aug 1994; Other Information: PBD: 1994; Related Information: Is Part Of Proceedings of the 1994 international conference on parallel processing. Volume 1: Architecture; Agrawal, D.P. [ed.]; PB: 330 p.
- Country of Publication:
- United States
- Language:
- English
Similar Records
Module partitioning and interlaced data placement schemes to reduce conflicts in interleaved memories
Vector access performance in parallel memories using a skewed storage scheme
Logical data skewing schemes for interleaved memories in vector processors
Conference
·
Sat Dec 31 00:00:00 EST 1994
·
OSTI ID:98907
+1 more
Vector access performance in parallel memories using a skewed storage scheme
Journal Article
·
Tue Dec 01 00:00:00 EST 1987
· IEEE Trans. Comput.; (United States)
·
OSTI ID:98907
Logical data skewing schemes for interleaved memories in vector processors
Book
·
Fri Jan 01 00:00:00 EST 1988
·
OSTI ID:98907