Mitigation of cache memory using an embedded hard-core PPC440 processor in a Virtex-5 Field Programmable Gate Array.
Sandia National Laboratories is currently developing new processing and data communication architectures for use in future satellite payloads. These architectures will leverage the flexibility and performance of state-of-the-art static-random-access-memory-based Field Programmable Gate Arrays (FPGAs). One such FPGA is the radiation-hardened version of the Virtex-5 being developed by Xilinx. However, not all features of this FPGA are being radiation-hardened by design and could still be susceptible to on-orbit upsets. One such feature is the embedded hard-core PPC440 processor. Since this processor is implemented in the FPGA as a hard-core, traditional mitigation approaches such as Triple Modular Redundancy (TMR) are not available to improve the processor's on-orbit reliability. The goal of this work is to investigate techniques that can help mitigate the embedded hard-core PPC440 processor within the Virtex-5 FPGA other than TMR. Implementing various mitigation schemes reliably within the PPC440 offers a powerful reconfigurable computing resource to these node-based processing architectures. This document summarizes the work done on the cache mitigation scheme for the embedded hard-core PPC440 processor within the Virtex-5 FPGAs, and describes in detail the design of the cache mitigation scheme and the testing conducted at the radiation effects facility on the Texas A&M campus.
- Research Organization:
- Sandia National Laboratories (SNL), Albuquerque, NM, and Livermore, CA (United States)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC04-94AL85000
- OSTI ID:
- 984165
- Report Number(s):
- SAND2010-0443; TRN: US201015%%1083
- Country of Publication:
- United States
- Language:
- English
Similar Records
SEU mitigation for half-latches in xilinx virtex FPGAs.
SEU mitigation for half-latches in Xilinx Virtex FPGAs
Related Subjects
COMMUNICATIONS
DESIGN
FLEXIBILITY
MITIGATION
PERFORMANCE
PROCESSING
RADIATION EFFECTS
REDUNDANCY
RELIABILITY
SANDIA NATIONAL LABORATORIES
SATELLITES
TESTING
Field programmable gate arrays-Design and construction.
Satellite networks.