Evaluation of power costs in applying TMR to FPGA designs.
Conference
·
OSTI ID:977895
- Michael J.
- Paul S.
Triple modular redundancy (TMR) is a technique commonly used to mitigate against design failures caused by single event upsets (SEUs). The SEU immunity that TMR provides comes at the cost of increased design area and decreased speed. Additionally, the cost of increased power due to TMR must be considered. This paper evaluates the power costs of TMR and validates the evaluations with actual measurements. Sensitivity to design placement is another important part of this study. Power consumption costs due to TMR are also evaluated in different FPGA architectures. This study shows that power consumption rises in the range of 3x to 7x when TMR is applied to a design.
- Research Organization:
- Los Alamos National Laboratory
- Sponsoring Organization:
- DOE
- OSTI ID:
- 977895
- Report Number(s):
- LA-UR-04-7084
- Country of Publication:
- United States
- Language:
- English
Similar Records
SEU hardening of field programmable gate arrays (EPGAS) for space applications and device characterization
Noise impact of single-event upsets on an FPGA-based digital filter
Mitigated FPGA design of multi-gigabit transceivers for application in high radiation environments of High Energy Physics experiments
Conference
·
Wed Nov 30 23:00:00 EST 1994
· IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (United States)
·
OSTI ID:6488716
Noise impact of single-event upsets on an FPGA-based digital filter
Conference
·
Wed Dec 31 23:00:00 EST 2008
·
OSTI ID:989821
Mitigated FPGA design of multi-gigabit transceivers for application in high radiation environments of High Energy Physics experiments
Journal Article
·
Sun Feb 19 19:00:00 EST 2017
· Measurement
·
OSTI ID:1412750