Avoid That Bus!: Multi-core processors drive adoption of new processor interconnect standards
Journal Article
·
· Scientific Computing, 24(9):28
OSTI ID:950742
emember the adage “if it ain’t broke, don’t fix it”? Current computers work, they access memory correctly, my software runs … so why are manufacturers trying to sell me all these new memory types, faster buses, and different chip interconnect protocols? What’s broke? The problem is that multi-core processors are highlighting limitations in the current Front Side Bus (FSB) memory architectures. They really are broken in a performance sense – even though they function correctly. Multi-core processors need fast processor-to-processor communications as well as higher-bandwidth, lower-latency processor-to-memory communications. These needs are driving the adoption of new processor interconnect standards such as Intel’s Common System Interface (CSI) and AMD’s HyperTransport. In the future, it makes sense to avoid that bus.
- Research Organization:
- Pacific Northwest National Laboratory (PNNL), Richland, WA (US)
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC05-76RL01830
- OSTI ID:
- 950742
- Report Number(s):
- PNNL-SA-55935; KP1504020
- Journal Information:
- Scientific Computing, 24(9):28, Journal Name: Scientific Computing, 24(9):28 Journal Issue: 9 Vol. 24
- Country of Publication:
- United States
- Language:
- English
Similar Records
Feasibility of optically interconnected parallel processors using wavelength division multiplexing
Triple-bus architecture gains speed, versatility
The Wisconsin Multicube: A new large-scale cache-coherent multiprocessor
Technical Report
·
Thu Feb 29 23:00:00 EST 1996
·
OSTI ID:236212
Triple-bus architecture gains speed, versatility
Journal Article
·
Tue Jan 31 23:00:00 EST 1984
· Comput. Des.; (United States)
·
OSTI ID:5108207
The Wisconsin Multicube: A new large-scale cache-coherent multiprocessor
Book
·
Thu Dec 31 23:00:00 EST 1987
·
OSTI ID:6933059