Soft-core processor study for node-based architectures.
Node-based architecture (NBA) designs for future satellite projects hold the promise of decreasing system development time and costs, size, weight, and power and positioning the laboratory to address other emerging mission opportunities quickly. Reconfigurable Field Programmable Gate Array (FPGA) based modules will comprise the core of several of the NBA nodes. Microprocessing capabilities will be necessary with varying degrees of mission-specific performance requirements on these nodes. To enable the flexibility of these reconfigurable nodes, it is advantageous to incorporate the microprocessor into the FPGA itself, either as a hardcore processor built into the FPGA or as a soft-core processor built out of FPGA elements. This document describes the evaluation of three reconfigurable FPGA based processors for use in future NBA systems--two soft cores (MicroBlaze and non-fault-tolerant LEON) and one hard core (PowerPC 405). Two standard performance benchmark applications were developed for each processor. The first, Dhrystone, is a fixed-point operation metric. The second, Whetstone, is a floating-point operation metric. Several trials were run at varying code locations, loop counts, processor speeds, and cache configurations. FPGA resource utilization was recorded for each configuration. Cache configurations impacted the results greatly; for optimal processor efficiency it is necessary to enable caches on the processors. Processor caches carry a penalty; cache error mitigation is necessary when operating in a radiation environment.
- Research Organization:
- Sandia National Laboratories
- Sponsoring Organization:
- USDOE
- DOE Contract Number:
- AC04-94AL85000
- OSTI ID:
- 942207
- Report Number(s):
- SAND2008-6015
- Country of Publication:
- United States
- Language:
- English
Similar Records
Evaluation of soft-core processors on a Xilinx Virtex-5 field programmable gate array.
Mitigation of cache memory using an embedded hard-core PPC440 processor in a Virtex-5 Field Programmable Gate Array.
EXPERIENCE WITH FPGA-BASED PROCESSOR CORE AS FRONT-END COMPUTER.
Technical Report
·
Fri Apr 01 00:00:00 EDT 2011
·
OSTI ID:1013229
Mitigation of cache memory using an embedded hard-core PPC440 processor in a Virtex-5 Field Programmable Gate Array.
Technical Report
·
Sun Jan 31 23:00:00 EST 2010
·
OSTI ID:984165
EXPERIENCE WITH FPGA-BASED PROCESSOR CORE AS FRONT-END COMPUTER.
Conference
·
Mon Oct 10 00:00:00 EDT 2005
·
OSTI ID:15020386