Programmable Differential Delay Circuit With Fine Delay Adjustment
- Eau Claire, WI
- Chippewa Falls, WI
Circuitry that provides additional delay to early arriving signals such that all data signals arrive at a receiving latch with same path delay. The delay of a forwarded clock reference is also controlled such that the capturing clock edge will be optimally positioned near quadrature (depending on latch setup/hold requirements). The circuitry continuously adapts to data and clock path delay changes and digital filtering of phase measurements reduce errors brought on by jittering data edges. The circuitry utilizes only the minimum amount of delay necessary to achieve objective thereby limiting any unintended jitter. Particularly, this programmable differential delay circuit with fine delay adjustment is designed to allow the skew between ASICS to be minimized. This includes skew between data bits, between data bits and clocks as well as minimizing the overall skew in a channel between ASICS.
- Assignee:
- Silicon Graphics, Inc. (Mountain View, CA)
- Patent Number(s):
- US 6417713
- Application Number:
- 09/475466
- OSTI ID:
- 879633
- Country of Publication:
- United States
- Language:
- English
A 900 Mb/s bidirectional signaling scheme
|
journal | January 1995 |
Time-domain response of multiconductor transmission lines
|
journal | June 1987 |
110-GB/s simultaneous bidirectional transceiver logic synchronized with a system clock
|
journal | January 1999 |
A Cmos Serial Link For 1 Gbaud Fully Duplexed Data Communication
|
conference | June 1994 |
Similar Records
Delay-locked-loop timing error mitigation
A programmable time alignment scheme for detector signals from the upgraded muon spectrometer at the ATLAS experiment