Method of making self-aligned lightly-doped-drain structure for MOS transistors
- San Jose, CA
- Mountain View, CA
A process for fabricating lightly-doped-drains (LDD) for short-channel metal oxide semiconductor (MOS) transistors. The process utilizes a pulsed laser process to incorporate the dopants, thus eliminating the prior oxide deposition and etching steps. During the process, the silicon in the source/drain region is melted by the laser energy. Impurities from the gas phase diffuse into the molten silicon to appropriately dope the source/drain regions. By controlling the energy of the laser, a lightly-doped-drain can be formed in one processing step. This is accomplished by first using a single high energy laser pulse to melt the silicon to a significant depth and thus the amount of dopants incorporated into the silicon is small. Furthermore, the dopants incorporated during this step diffuse to the edge of the MOS transistor gate structure. Next, many low energy laser pulses are used to heavily dope the source/drain silicon only in a very shallow region. Because of two-dimensional heat transfer at the MOS transistor gate edge, the low energy pulses are inset from the region initially doped by the high energy pulse. By computer control of the laser energy, the single high energy laser pulse and the subsequent low energy laser pulses are carried out in a single operational step to produce a self-aligned lightly-doped-drain-structure.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA
- DOE Contract Number:
- W-7405-ENG-48
- Assignee:
- The Regents of the University of California (Oakland, CA)
- Patent Number(s):
- US 6303446
- OSTI ID:
- 874057
- Country of Publication:
- United States
- Language:
- English
Similar Records
A novel gate-overlapped LDD poly-Si thin-film transistor
Performance Enhancement of PFET Planar Devices by Plasma Immersion Ion Implantation (P3I)
Related Subjects
accomplished
amount
appropriately
carried
computer
control
controlling
deposition
depth
diffuse
dopants
dope
doped
edge
eliminating
energy
energy laser
etching
fabricating
formed
furthermore
gas
gate
heat
heat transfer
heavily
impurities
incorporate
incorporated
initially
inset
laser
laser pulse
ldd
lightly-doped-drain
lightly-doped-drain-structure
lightly-doped-drains
melt
melted
metal
metal oxide
method
molten
operational
oxide
oxide semiconductor
phase
prior
process
processing
produce
pulse
pulsed
pulsed laser
pulses
region
regions
self-aligned
semiconductor
shallow
short-channel
significant
silicon
single
sourcedrain
step
steps
structure
subsequent
transfer
transistor
transistors
two-dimensional
utilizes