Attachment method for stacked integrated circuit (IC) chips
- Berkeley, CA
- Livermore, CA
An attachment method for stacked integrated circuit (IC) chips. The method involves connecting stacked chips, such as DRAM memory chips, to each other and/or to a circuit board. Pads on the individual chips are rerouted to form pads on the side of the chip, after which the chips are stacked on top of each other whereby desired interconnections to other chips or a circuit board can be accomplished via the side-located pads. The pads on the side of a chip are connected to metal lines on a flexible plastic tape (flex) by anisotropically conductive adhesive (ACA). Metal lines on the flex are likewise connected to other pads on chips and/or to pads on a circuit board. In the case of a stack of DRAM chips, pads to corresponding address lines on the various chips may be connected to the same metal line on the flex to form an address bus. This method has the advantage of reducing the number of connections required to be made to the circuit board due to bussing; the flex can accommodate dimensional variation in the alignment of chips in the stack; bonding of the ACA is accomplished at low temperature and is otherwise simpler and less expensive than solder bonding; chips can be bonded to the ACA all at once if the sides of the chips are substantially coplanar, as in the case for stacks of identical chips, such as DRAM.
- Research Organization:
- Lawrence Livermore National Laboratory (LLNL), Livermore, CA
- DOE Contract Number:
- W-7405-ENG-48
- Assignee:
- Regents of University of California (Oakland, CA)
- Patent Number(s):
- US 5933712
- OSTI ID:
- 872428
- Country of Publication:
- United States
- Language:
- English
Fabrication of a DRAM cube using a novel laser patterned 3-D interconnect process
|
conference | January 1997 |
Similar Records
3D stacked memory
Repairable chip bonding/interconnect process
Related Subjects
aca
accommodate
accomplished
address
address bus
adhesive
advantage
alignment
anisotropically
attachment
attachment method
board
bonded
bonding
bus
bussing
chip
chips
circuit
circuit board
conductive
conductive adhesive
connected
connecting
connections
coplanar
corresponding
desired
dimensional
dram
due
expensive
flex
flexible
flexible plastic
form
identical
individual
integrated
integrated circuit
interconnections
involves
likewise
line
lines
memory
metal
metal line
metal lines
method
method involve
method involves
otherwise
pads
plastic
reducing
required
rerouted
side-located
simpler
solder
stack
stacked
stacked integrated
stacks
substantially
tape
temperature
top
variation
various
via
whereby