Parallel processor-based raster graphics system architecture
- Seattle, WA
An apparatus for generating raster graphics images from the graphics command stream includes a plurality of graphics processors connected in parallel, each adapted to receive any part of the graphics command stream for processing the command stream part into pixel data. The apparatus also includes a frame buffer for mapping the pixel data to pixel locations and an interconnection network for interconnecting the graphics processors to the frame buffer. Through the interconnection network, each graphics processor may access any part of the frame buffer concurrently with another graphics processor accessing any other part of the frame buffer. The plurality of graphics processors can thereby transmit concurrently pixel data to pixel locations in the frame buffer.
- Research Organization:
- Pacific Northwest National Laboratory (PNNL), Richland, WA
- DOE Contract Number:
- AC06-76RL01830
- Assignee:
- Battelle Memorial Institute (Richland, WA)
- Patent Number(s):
- US 4949280
- OSTI ID:
- 867495
- Country of Publication:
- United States
- Language:
- English
Similar Records
Drawing processor for computer graphic system using a plurality of parallel processors which each handle a group of display screen scanlines
Super Buffer: a systolic VLSI graphics engine for real-time raster image generation
Related Subjects
access
accessing
adapted
apparatus
architecture
buffer
command
concurrently
connected
data
frame
generating
graphics
graphics image
images
interconnecting
interconnection
locations
mapping
network
parallel
parallel process
parallel processor
pixel
plurality
processing
processor
processor-based
processors
raster
raster graphics
receive
stream
transmit