High resolution digital delay timer

Patent · Fri Jan 01 04:00:00 EST 1988

OSTI ID:866473

Martin, Albert D ^[1]

---

1. Los Alamos, NM

Method and apparatus are provided for generating an output pulse following a trigger pulse at a time delay interval preset with a resolution which is high relative to a low resolution available from supplied clock pulses. A first lumped constant delay (20) provides a first output signal (24) at predetermined interpolation intervals corresponding to the desired high resolution time interval. Latching circuits (26, 28) latch the high resolution data (24) to form a first synchronizing data set (60). A selected time interval has been preset to internal counters (142, 146, 154) and corrected for circuit propagation delay times having the same order of magnitude as the desired high resolution. Internal system clock pulses (32, 34) count down the counters to generate an internal pulse delayed by an interval which is functionally related to the preset time interval. A second LCD (184) corrects the internal signal with the high resolution time delay. A second internal pulse is then applied to a third LCD (74) to generate a second set of synchronizing data (76) which is complementary with the first set of synchronizing data (60) for presentation to logic circuits (64). The logic circuits (64) further delay the internal output signal (72) to obtain a proper phase relationship of an output signal (80) with the internal pulses (32, 34). The final delayed output signal (80) thereafter enables the output pulse generator (82) to produce the desired output pulse (84) at the preset time delay interval following input of the trigger pulse (10, 12).

• Research Organization: Los Alamos National Laboratory (LANL), Los Alamos, NM
• DOE Contract Number: W-7405-ENG-36
• Assignee: United States of America as represented by United States (Washington, DC)
• Patent Number(s): US 4719375
• OSTI ID: 866473
• Country of Publication: United States
• Language: English

Related Subjects

/327/377/
10
12
142
146
154
184
20
24
26
28
32
34
60
64
72
74
76
80
82
84
apparatus
applied
available
circuit
circuits
clock
clock pulse
clock pulses
complementary
constant
corrected
corrects
corresponding
count
counters
data
data set
delay
delay time
delay times
delayed
desired
desired output
digital
digital delay
enables
final
following
form
functionally
functionally related
generate
generating
generator
input
internal
interpolation
interval
intervals
latch
latching
lcd
logic
logic circuit
logic circuits
lumped
lumped constant
magnitude
method
obtain
output
output pulse
output signal
phase
phase relationship
predetermined
presentation
preset
produce
propagation
propagation delay
proper
provided
provides
pulse
pulse generator
pulses
related
relationship
relative
resolution
resolution available
resolution data
resolution digital
resolution time
selected
selected time
set
signal
supplied
synchronizing
thereafter
third
time
time delay
time interval
timer
times
trigger
trigger pulse