skip to main content
OSTI.GOV title logo U.S. Department of Energy
Office of Scientific and Technical Information

Title: A 700-MHz switched-capacitor analog waveform sampling circuit

Journal Article · · IEEE Journal of Solid-State Circuits
DOI:https://doi.org/10.1109/4.280700· OSTI ID:7235081
 [1];  [2]
  1. SLAC National Accelerator Lab., Menlo Park, CA (United States)
  2. Stanford Univ., CA (United States). Center for Integrated Systems

Analog switched-capacitor memory circuits are suitable for use in a wide range of applications where analog waveforms must be captured or delayed, such as the recording of pulse echo events and pulse shapes. Analog sampling systems based on switched-capacitor techniques offer performance superior to that of flash A/D converters and charge-coupled devices with respect to cost, density, dynamic range, sampling speed, and power consumption. This paper proposes an architecture with which sampling frequencies of several hundred megahertz can be achieved using conventional CMOS technology. Issues concerning the design and implementation of an analog memory circuit based on the proposed architecture are presented. An experimental two-channel memory with 32 sampling cells in each channel has been integrated in a 2-[mu]m CMOS technology with poly-to-poly capacitors. The measured nonlinearity of this prototype is 0.03% for a 2.5 V input range, and the memory cell gain matching is 0.01% rms. The dynamic range of the memory exceeds 12 b for a sampling frequency of 700 MHz. The power dissipation for one channel operated from a single +5 V supply is 2 mW.

Research Organization:
SLAC National Accelerator Lab., Menlo Park, CA (United States)
Sponsoring Organization:
USDOE
DOE Contract Number:
AC03-76SF00515
OSTI ID:
7235081
Report Number(s):
SLAC-PUB-6414
Journal Information:
IEEE Journal of Solid-State Circuits, Vol. 29, Issue 4; ISSN 0018-9200
Publisher:
IEEE
Country of Publication:
United States
Language:
English