An accurate and efficient performance analysis technique for multiprocessor snooping cache-consistency protocols
A number of dynamic cache consistency protocols have been developed for multiprocessors having a shared bus interconnect between processors and shared memory. The relative performance of these protocols has been studied extensively using simulation and detailed analytical models based on Markov chain techniques. Both of these approaches are relatively detailed models, which capture cache and bus interference rather precisely, but which are highly expensive to evaluate. In this paper, the authors investigate the use of a more abstract and significantly more efficient analytical model for evaluating the relative performance of cache consistency protocols. The model includes bus interference, cache interference, and main memory interference, but represents the interactions between the caches by steady-state mean collision rates which are computed by iterative solution of the model equations. The authors show that the speedup estimates obtained from the mean-value model are highly accurate. The results agree with the speedup estimates of the detailed analytical models to within 3%, over all modifications studied and over a wide range of parameter values. This result is surprising, given that the distinctions among the protocols are quite subtle. The validation experiments include sets of reasonable values of the workload parameters, as well as sets of unrealistic values for which one might expect the mean-value equations to break down. The conclusion they can draw is that this modeling technique shows promise for evaluating architectural tradeoffs at a much more detailed level than was previously thought possible. They also discuss the relationship between results of the analytical models and the results of independent evaluations of the protocols using simulation.
- OSTI ID:
- 7154034
- Country of Publication:
- United States
- Language:
- English
Similar Records
Bus and cache memory organizations for multiprocessors
A mean-value performance analysis of a new multiprocessor architecture