Moving formal methods into practice. Verifying the FTPP Scoreboard: Results, phase 1
This report documents the Phase 1 results of an effort aimed at formally verifying a key hardware component, called Scoreboard, of a Fault-Tolerant Parallel Processor (FTPP) being built at Charles Stark Draper Laboratory (CSDL). The Scoreboard is part of the FTPP virtual bus that guarantees reliable communication between processors in the presence of Byzantine faults in the system. The Scoreboard implements a piece of control logic that approves and validates a message before it can be transmitted. The goal of Phase 1 was to lay the foundation of the Scoreboard verification. A formal specification of the functional requirements and a high-level hardware design for the Scoreboard were developed. The hardware design was based on a preliminary Scoreboard design developed at CSDL. A main correctness theorem, from which the functional requirements can be established as corollaries, was proved for the Scoreboard design. The goal of Phase 2 is to verify the final detailed design of Scoreboard. This task is being conducted as part of a NASA-sponsored effort to explore integration of formal methods in the development cycle of current fault-tolerant architectures being built in the aerospace industry.
- Research Organization:
- ORA Corp., Ithaca, NY (United States)
- OSTI ID:
- 7113093
- Report Number(s):
- N-92-26126; NASA-CR--189607; NAS--1.26:189607; CNN: NAS1-18972; RTOP 505-64-10-05
- Country of Publication:
- United States
- Language:
- English
Similar Records
Toward formal analysis of ultra-reliable computers: A total systems approach
Formal verification of properties of digital systems using an automated reasoning system