The future of automation for high-volume wafer fabrication and ASIC manufacturing
Faced with increasing technical and commercial challenges from the Far East, many U.S. semiconductor manufacturers have been directing their efforts toward the Application-Specific Integrated Circuit (ASIC) or custom integrated circuit marketplace. This market is flourishing because advances in technologies such as gate arrays and standard cells now make it significantly easier to obtain system cost and performance advantages by integrating nonstandard functions on silicon. They are attractive to U.S. manufacturers because they place a premium on sophisticated design tools, familiarity with custom needs and applications, and fast turn-around fabrication. These are areas where U.S. manufacturers believe they have an advantage and, consequently, they believe they will not suffer from the severe price/manufacturing competition encountered in conventional high-volume semiconductor products. In the past, automation was often considered viable only for high-volume manufacturing, but automation becomes a necessity in the new ASIC environment. ASIC requirements for increased product variability, strict delivery schedules, and the need to guarantee acceptable yields at the individual wafer level (as opposed to yields averaged over large lots) are the areas which automation must address. These challenges, combined with the need for more efficient and contamination-free production environments, are certain to stress the resources of even the most competent companies. This paper explores some challenges which must be met before automated custom device manufacturing can be successful and outlines the role automation will play in helping to meet these challenges.
- Research Organization:
- Schlumberger Palo Alto Research, Palo Alto, CA 94304
- OSTI ID:
- 7098678
- Journal Information:
- Proc. IEEE; (United States), Journal Name: Proc. IEEE; (United States) Vol. 74:12; ISSN IEEPA
- Country of Publication:
- United States
- Language:
- English
Similar Records
A 32-Channel Cryo-CMOS ASIC for SNSPD Biasing and Readout with Picosecond
A 32-Channel Cryo-CMOS ASIC for SNSPD Biasing and Readout with Picosecond Timing
Related Subjects
420800* -- Engineering-- Electronic Circuits & Devices-- (-1989)
99 GENERAL AND MISCELLANEOUS
990200 -- Mathematics & Computers
AUTOMATION
COMPETITION
COMPUTER-AIDED MANUFACTURING
COST
EFFICIENCY
ELECTRONIC CIRCUITS
ELEMENTS
FABRICATION
FORECASTING
INTEGRATED CIRCUITS
MANUFACTURERS
MANUFACTURING
MARKET
MICROELECTRONIC CIRCUITS
NORTH AMERICA
PERFORMANCE
PRICES
PRODUCTION
SEMICONDUCTOR DEVICES
SEMIMETALS
SILICON
USA