Two-chip implementation of the RSA public-key encryption algorithm
Conference
·
OSTI ID:7051008
A system has been developed which employs two identical integrated circuits to perform the encryption algorithm developed by Rivest, Shamir, and Adleman (RSA) on a 336-bit message. The integrated circuit used in the system employs the 3-micron polysilicon gate, radiation-hard, CMOS technology developed at Sandia National Laboratories.
- Research Organization:
- Sandia National Labs., Albuquerque, NM (USA)
- DOE Contract Number:
- AC04-76DP00789
- OSTI ID:
- 7051008
- Report Number(s):
- SAND-82-0994; CONF-821112-1; ON: DE82020623
- Country of Publication:
- United States
- Language:
- English
Similar Records
Portable RSA encryption-decryption subprogram for protecting proprietary text
Three micron CMOS technology for custom high reliability and radiation-hardened integrated circuits
Status report on knapsack-based public key cryptosystems
Technical Report
·
Tue Sep 01 00:00:00 EDT 1981
·
OSTI ID:6104282
Three micron CMOS technology for custom high reliability and radiation-hardened integrated circuits
Conference
·
Fri Dec 31 23:00:00 EST 1982
·
OSTI ID:6434795
Status report on knapsack-based public key cryptosystems
Technical Report
·
Mon Jan 31 23:00:00 EST 1983
·
OSTI ID:6180916