Communication performance in multiple-bus systems
Journal Article
·
· IEEE Trans. Comput.; (United States)
A simple queueing model is presented for studying the effect of multiple-bus interconnection networks on the performance of asynchronous multiprocessor systems. The proposed model is suitable for systems in which each processor has a local memory, and is thus able to continue processing while waiting for a response from the global memory. An approximate, closed-form solution is given, which is simple and easy to use for any number of processors, buses, or memory modules and for arbitrary memory block size. The model is used to study the access time of the global memory as a function of the number of buses for different local memory/global memory traffic rates.
- Research Organization:
- Center for Advanced Computer Studies, Univ. of Southern Louisiana, Lafayette, LA (US)
- OSTI ID:
- 6992966
- Journal Information:
- IEEE Trans. Comput.; (United States), Journal Name: IEEE Trans. Comput.; (United States) Vol. 37:7; ISSN ITCOB
- Country of Publication:
- United States
- Language:
- English
Similar Records
A mean-value performance analysis of a new multiprocessor architecture
Multiple bus architectures
Performance prediction and calibration for a class of multiprocessors
Book
·
Thu Dec 31 23:00:00 EST 1987
·
OSTI ID:6888772
Multiple bus architectures
Journal Article
·
Mon Jun 01 00:00:00 EDT 1987
· Computer; (United States)
·
OSTI ID:5686816
Performance prediction and calibration for a class of multiprocessors
Journal Article
·
Mon Oct 31 23:00:00 EST 1988
· IEEE Trans. Comput.; (United States)
·
OSTI ID:6432627