Locality-based multiprocessor cache interference model
Technical Report
·
OSTI ID:6937914
Keeping data consistent in cache-coherent multiprocessors often requires the invalidation of cached blocks and results in higher miss rates. The increase in the cache miss rate due to invalidations is related to the number of processors and to the level of sharing. Analytically modeling this increase is important for the accurate performance evaluation of cache-based multiprocessors. Previous modeling efforts assumed a uniform probability of access to shared blocks. However, applications that we have studied show significant temporal locality of access to shared blocks, which substantially alters the magnitude of sharing related misses. This paper develops a multiprocessor cache interference model using temporal locality information measured from address traces of parallel applications. The model is very simple and yields reasonable predictions.
- Research Organization:
- Massachusetts Inst. of Tech., Cambridge, MA (USA). Lab. for Computer Science
- OSTI ID:
- 6937914
- Report Number(s):
- AD-A-217126/2/XAB; VLSI-MEMO--89-565
- Country of Publication:
- United States
- Language:
- English
Similar Records
Simulation analysis of data sharing in shared-memory multiprocessors
Simulation analysis of data sharing in shared memory multiprocessors
Cache-coherence problem in shared-memory multiprocessors
Thesis/Dissertation
·
Sat Dec 31 23:00:00 EST 1988
·
OSTI ID:6155317
Simulation analysis of data sharing in shared memory multiprocessors
Book
·
Sat Dec 31 23:00:00 EST 1988
·
OSTI ID:5422546
Cache-coherence problem in shared-memory multiprocessors
Thesis/Dissertation
·
Wed Dec 31 23:00:00 EST 1986
·
OSTI ID:5152229