Status of the FASTBUS standard data bus
FASTBUS is a new laboratory standard data bus intended for use in experimental data acquisition and control. The development of FASTBUS began with a feasibility study in 1976, and is presently at the development prototyping stage. The principal aims of the standard are to provide a factor of ten or more improvement in speed of data transfers over present systems, as well as to provide an architecture for systems containing multiple processors. Developmental prototypes now in progress include crates, backplanes, cooling devices, power supplies, test and diagnostic modules, and user modules. A sizeable software development effort is also underway. Several experiments have made commitments to use FASTBUS. A review of current work and potential applications is given. 10 figures.
- Research Organization:
- SLAC National Accelerator Lab., Menlo Park, CA (United States)
- DOE Contract Number:
- AC03-76SF00515
- OSTI ID:
- 6898362
- Report Number(s):
- SLAC-PUB-2652; CONF-801103-50; TRN: 81-005404
- Resource Relation:
- Conference: IEEE nuclear science symposium, Orlando, FL, USA, 5 Nov 1980
- Country of Publication:
- United States
- Language:
- English
Similar Records
The RISC processor module for FASTBUS computation applications. Final technical report
Status of the interlaboratory development of a high-speed standard data bus: FASTBUS