Design and implementation of a supercomputer frame buffer system
A 512 by 512 pixel by 8 bits per pixel frame buffer has been designed, constructed, and installed on a 48 Mbit/s I/O channel of a Cray X-MP 4/16 supercomputer. This project was undertaken to test whether such a system would be useful and, if so, how it would be used. Supporting software provides the ability to convert vector graphics description files into raster format, to show raster movies interactively, and to show vector files by real-time conversion from vector to raster formats. We have shown that real-time animations in an interactive supercomputer environment are feasible and useful with this system. 6 refs., 3 figs.
- Research Organization:
- Los Alamos National Lab., NM (USA)
- DOE Contract Number:
- W-7405-ENG-36
- OSTI ID:
- 6734130
- Report Number(s):
- LA-UR-88-890; CONF-881112-1; ON: DE88007834
- Country of Publication:
- United States
- Language:
- English
Similar Records
A scientific visualization workbench
Super Buffer: a systolic VLSI graphics engine for real-time raster image generation
Vectorized hidden-surface algorithm implemented on the Cray-2 supercomputer. Master's thesis
Conference
·
Thu Dec 31 23:00:00 EST 1987
·
OSTI ID:6728385
Super Buffer: a systolic VLSI graphics engine for real-time raster image generation
Thesis/Dissertation
·
Mon Dec 31 23:00:00 EST 1984
·
OSTI ID:5790960
Vectorized hidden-surface algorithm implemented on the Cray-2 supercomputer. Master's thesis
Technical Report
·
Wed Nov 30 23:00:00 EST 1988
·
OSTI ID:6164422