Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Layouts for the shuffle-exchange graph based on the complex plane diagram

Technical Report ·
OSTI ID:6730273

The shuffle-exchange graph is one of the best structures known for parallel computation. Among other things, a shuffle-exchange computer can be used to compute discrete Fourier transforms, multiply matrices, evaluate polynomials, perform permutations and sort lists. The algorithms needed for these operations are extremely simple and many require no more than logarithmic time and constant space per processor. In this paper, we analyze the algebraic structure of the shuffle-exchange graph in order to find area-efficient embeddings of the graph in a two-dimensional grid. The results are applicable to the design of Very Large Scale Integration (VLSI) circuit layouts for a shuffle-exchange computer.

Research Organization:
Massachusetts Inst. of Tech., Cambridge (USA). Lab. for Computer Science
OSTI ID:
6730273
Report Number(s):
AD-A-121596/1
Country of Publication:
United States
Language:
English

Similar Records

Asymptotically optimal layout for the shuffle-exchange graph
Journal Article · Wed Jun 01 00:00:00 EDT 1983 · J. Comput. Syst. Sci.; (United States) · OSTI ID:5084149

Layouts for the shuffle-exchange graph and lower bound techniques for VLSI
Technical Report · Sun Aug 01 00:00:00 EDT 1982 · OSTI ID:6745123

The cubical ring connected cycles: A fault-tolerant parallel computation network
Journal Article · Sun May 01 00:00:00 EDT 1988 · IEEE Trans. Comput.; (United States) · OSTI ID:6637272