Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Planar quantum transistor based on 2D{endash}2D tunneling in double quantum well heterostructures

Journal Article · · Journal of Applied Physics
DOI:https://doi.org/10.1063/1.368610· OSTI ID:663679
; ; ; ; ; ; ;  [1]
  1. Sandia National Laboratories, Albuquerque, New Mexico 87185-1415 (United States)

We report on our work on the double electron layer tunneling transistor (DELTT), based on the gate control of two-dimensional{endash}two-dimensional (2D{endash}2D) tunneling in a double quantum well heterostructure. While previous quantum transistors have typically required tiny laterally defined features, by contrast the DELTT is entirely planar and can be reliably fabricated in large numbers. We use a novel epoxy-bond-and-stop-etch flip-chip process, whereby submicron gating on opposite sides of semiconductor epitaxial layers as thin as 0.24 {mu}m can be achieved. Because both electron layers in the DELTT are 2D, the resonant tunneling features are unusually sharp, and can be easily modulated with one or more surface gates. We demonstrate DELTTs with peak-to-valley ratios in the source-drain I{endash}V curve of order 20:1 below 1 K. Both the height and position of the resonant current peak can be controlled by gate voltage over a wide range. DELTTs with larger subband energy offsets ({approximately}21 meV) exhibit characteristics that are nearly as good at 77 K, in good agreement with our theoretical calculations. Using these devices, we also demonstrate bistable memories operating at 77 K. Finally, we briefly discuss the prospects for room temperature operation, increases in gain and high speed. {copyright} {ital 1998 American Institute of Physics.}

OSTI ID:
663679
Journal Information:
Journal of Applied Physics, Journal Name: Journal of Applied Physics Journal Issue: 10 Vol. 84; ISSN JAPIAU; ISSN 0021-8979
Country of Publication:
United States
Language:
English

Similar Records

A Planar Quantum Transistor Based on 2D-2D Tunneling in Double Quantum Well Heterostructures
Journal Article · Sun Dec 13 23:00:00 EST 1998 · Journal of Applied Physics · OSTI ID:2364

Final Report on LDRD Project: Development of Quantum Tunneling Transistors for Practical Circuit Applications
Technical Report · Mon Jul 01 00:00:00 EDT 2002 · OSTI ID:801393

Double electron layer tunneling transistors by dual-side electron beam lithography
Journal Article · Sat Oct 31 23:00:00 EST 1998 · Journal of Vacuum Science and Technology. B, Microelectronics Processing and Phenomena · OSTI ID:670209