Prototype VME data acquisition card for the ZEUS calorimeter
Conference
·
OSTI ID:6566141
This paper discusses the design of a prototype data acquisition (DAQ) card for the ZEUS calorimeter. The card accepts two multiplexes analog data streams at a 1 MHz rate, and digitizes and stores the data for subsequent transfer through VME to a host computer. The data is buffered by a high-speed asynchronous FIFO following the A/D converters, and written into Data Memory on the card, either directly or after processing by an on-board digital signal processor (DSP). Each card has a 16-bit control-status register (CSR), the bits of which configure the hardware and define the hardware options. The 1/4 Mbyte of high speed CMOS static RAM appears either as a FIFO, or mapped memory depending upon a bit in the CSR. The card is designed to make use of the 32-bit data and address buses supported by VME, and accordingly can be most efficiently utilized in conjunction with a processor in the VME environment such as the 68020, which supports longword transfers in a 32-bit address space. The card is constructed on a ten layer printed circuit, with almost all components being surface-mount devices. All logic is implemented in PLD's. 5 refs., 4 figs., 3 tabs.
- Research Organization:
- Argonne National Lab., IL (USA)
- DOE Contract Number:
- W-31109-ENG-38
- OSTI ID:
- 6566141
- Report Number(s):
- ANL-HEP-CP-88-77; CONF-881103-21; ON: DE89004211
- Country of Publication:
- United States
- Language:
- English
Similar Records
Prototype VME data acquisition card for the ZEUS calorimeter
First-level trigger processor for the ZEUS calorimeter
Method and apparatus for high speed data acquisition and processing
Conference
·
Tue Jan 31 23:00:00 EST 1989
· IEEE Trans. Nucl. Sci.; (United States)
·
OSTI ID:6285087
First-level trigger processor for the ZEUS calorimeter
Journal Article
·
Fri Nov 30 23:00:00 EST 1990
· IEEE Transactions on Nuclear Science (Institute of Electrical and Electronics Engineers); (USA)
·
OSTI ID:5687714
Method and apparatus for high speed data acquisition and processing
Patent
·
Mon Feb 10 23:00:00 EST 1997
·
OSTI ID:441871