PDP11 multiplexor
Technical Report
·
OSTI ID:6502922
A multiplexor was constructed for a DEC PDP11 intended for general-purpose interfaces. Small interface boards are used for each connection to the multiplexor to give a heretofore unseen flexibility; virtually any byte-oriented device may be easily connected. The interfaces are driven from a much simplified bus, to keep their circuit design simple. The single main unit performs all of the tasks of direct memory access, two-character buffering, premature transfer stop conditions, multiplexing, maintaining separate device registers for each port, and handling automatic echo. A control point technique is employed to allow the circuitry to resemble a wired program and make change easier. Modular construction was used to allow the unit to be expanded in easy installments to a maximum of 128 full duplex ports. 15 figures, 7 tables.
- Research Organization:
- Illinois Univ., Urbana (USA). Dept. of Computer Science
- DOE Contract Number:
- EY-76-S-02-2383
- OSTI ID:
- 6502922
- Report Number(s):
- COO-2383-0054; UIUCDCS-R-78-942; UILU-ENG-78-1735
- Country of Publication:
- United States
- Language:
- English
Similar Records
IBM channel to PDP11 interface. [UNIBUS and IBM 360/370]
Memory expansion hardware for PDP11 computers
Emmy/Unibus interface design specification. Technical note No. 109
Technical Report
·
Fri Oct 31 23:00:00 EST 1980
·
OSTI ID:6778376
Memory expansion hardware for PDP11 computers
Conference
·
Wed Dec 31 23:00:00 EST 1980
·
OSTI ID:6614260
Emmy/Unibus interface design specification. Technical note No. 109
Technical Report
·
Fri Dec 31 23:00:00 EST 1976
·
OSTI ID:7318689