Rule-based circuit optimization for CMOS VLSI
A closed-loop design system iJADE was developed in Franz LISP. iJADE is a hierarchical CMOS VLSI circuit optimizer. Using a switch-level timing simulator and a timing analyzer, the program pinpoints the critical paths. The path-delay reduction algorithms and a rule-based expert system are then applied to adjust transistor sizes such that the speed of the circuit can be improved while keeping constraints satisfied. iJADE is also capable of detecting and correcting the timing errors of synchronous circuits. The circuit is described in SPICE-like input format, and then partitioned into blocks. Delays are computed on a block-by-block basis hierarchically, using a simple model based on input rise time, block type, and output load.
- Research Organization:
- Illinois Univ., Urbana (USA)
- OSTI ID:
- 6361054
- Country of Publication:
- United States
- Language:
- English
Similar Records
CMOS shift register circuits for radiation-tolerant VLSI's
Design automation for high-performance complementary metal-oxide-semiconductor VLSI circuits
Related Subjects
420800* -- Engineering-- Electronic Circuits & Devices-- (-1989)
99 GENERAL AND MISCELLANEOUS
990210 -- Supercomputers-- (1987-1989)
ALGORITHMS
ANALOG SYSTEMS
ELECTRONIC CIRCUITS
EXPERT SYSTEMS
FUNCTIONAL MODELS
INTEGRATED CIRCUITS
MATHEMATICAL LOGIC
MICROELECTRONIC CIRCUITS
MOS TRANSISTORS
OPTIMIZATION
SEMICONDUCTOR DEVICES
SIMULATORS
TRANSISTORS