Fault-tolerant interconnection networks for multiprocessor systems
Thesis/Dissertation
·
OSTI ID:6089434
Interconnection networks represent the backbone of multiprocessor systems. A failure in the network, therefore, could seriously degrade the system performance. For this reason, fault tolerance has been regarded as a major consideration in interconnection network design. This thesis presents two novel techniques to provide fault tolerance capabilities to three major networks: the Beneline network and the Clos network. First, the Simple Fault Tolerance Technique (SFT) is presented. The SFT technique is in fact the result of merging two widely known interconnection mechanisms: a normal interconnection network and a shared bus. This technique is most suitable for networks with small switches, such as the Baseline network and the Benes network. For the Clos network, whose switches may be large for the SFT, another technique is developed to produce the Fault-Tolerant Clos (FTC) network. In the FTC, one switch is added to each stage. The two techniques are described and thoroughly analyzed.
- Research Organization:
- New Jersey Inst. of Tech., Newark, NJ (USA)
- OSTI ID:
- 6089434
- Country of Publication:
- United States
- Language:
- English
Similar Records
Fault-tolerant multiprocessor interconnection networks and their fault-diagnoses
Fault-tolerant multiprocessors with redundant-path interconnection networks
Fault-tolerance multiprocessor interconnection networks and their fault diagnosis
Technical Report
·
Fri Aug 01 00:00:00 EDT 1986
·
OSTI ID:5734951
Fault-tolerant multiprocessors with redundant-path interconnection networks
Journal Article
·
Mon Mar 31 23:00:00 EST 1986
· IEEE Trans. Comput.; (United States)
·
OSTI ID:5704786
Fault-tolerance multiprocessor interconnection networks and their fault diagnosis
Thesis/Dissertation
·
Tue Dec 31 23:00:00 EST 1985
·
OSTI ID:6341894