Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Multiprocessor architecture for multiple path stack sequential decoders

Journal Article · · IEEE Transactions on Communications
; ;  [1]
  1. Ecole Poytechnique de Montreal, Montreal (Canada)

The Zigangirov-Jelinek (stack) algorithm allows decoding convolutional codes with a small computational effort compared to the optimum Viterbi algorithm. However, it suffers from a variability of the computational effort that is highly undesirable. This paper describes an architecture that implements a multiple-path-like stack algorithm for reducing this variability. This architecture is organized as a linear structure comprising special processors for extending tree nodes, called extenders, and priority stacks for storing nodes in sorted metric order. The architecture is shown to have a good potential for reducing the computational variability without adding much overhead to the system. Simulations have shown that this architecture effectively reduces computational variability as the number of processors increases, even for a relatively large number of extenders. Simulations run for up to 16 extenders have also shown that using 4 to 16 extenders is a good choice. The architecture is also shown to reduce computational variability like the multiple path algorithm does, while having a better time performance. 12 refs.

OSTI ID:
57307
Journal Information:
IEEE Transactions on Communications, Journal Name: IEEE Transactions on Communications Journal Issue: 2-4, Vol. 42; ISSN 0090-6778; ISSN IECMBT
Country of Publication:
United States
Language:
English

Similar Records

Systolic array architecture for convolutional decoding algorithms: Viterbi algorithm and stack algorithm
Thesis/Dissertation · Tue Dec 31 23:00:00 EST 1985 · OSTI ID:6891535

Coupled hardware and software architecture for programmable digital signal processors
Thesis/Dissertation · Tue Dec 31 23:00:00 EST 1985 · OSTI ID:6963809

Parallel image processing on a shared-memory multiprocessor
Thesis/Dissertation · Sat Dec 31 23:00:00 EST 1983 · OSTI ID:5585215