Parallel implementation of VHDL simulations on the Intel iPSC/2 hypercube. Master's thesis
VHDL models are executed sequentially in current commercial simulators. As chip designs grow larger and more complex, simulations must run faster. One approach to increasing simulation speed is through parallel processors. This research transforms the behavioral and structural models created by Intermetrics' sequential VHDL simulator into models for parallel execution. The models are simulated on an Intel iPSC/2 hypercube with synchronization of the nodes being achieved by utilizing the Chandy Misra paradigm for discrete-event simulations. Three eight-bit adders, the ripple carry, the carry save, and the carry-lookahead, are each run through the parallel simulator. Simulation time is cut in at least half for all three test cases over the sequential Intermetrics model. Results with regard to speedup are given to show effects of different mappings, varying workloads per node, and overhead due to output messages.
- Research Organization:
- Air Force Inst. of Tech., Wright-Patterson AFB, OH (United States). School of Engineering
- OSTI ID:
- 5688743
- Report Number(s):
- AD-A-243760/6/XAB
- Country of Publication:
- United States
- Language:
- English
Similar Records
Performance of the Intel iPSC/860 hypercube
Performance evaluation of parallel branch and bound search with the Intel IPSC (Intel Personal Supercomputer) hypercube computer. Master's thesis
Related Subjects
990200* -- Mathematics & Computers
ANALOG SYSTEMS
COMPUTERIZED SIMULATION
COMPUTERS
ELECTRONIC CIRCUITS
FUNCTIONAL MODELS
HYPERCUBE COMPUTERS
INTEGRATED CIRCUITS
MICROELECTRONIC CIRCUITS
PARALLEL PROCESSING
PERFORMANCE
PROGRAMMING
RESEARCH PROGRAMS
SIMULATION
SIMULATORS
SYNCHRONIZATION
VELOCITY