METRIC context unit architecture
Thesis/Dissertation
·
OSTI ID:5635000
METRIC is an architecture for a simple but powerful Reduced Instruction Set Computer (RISC). Its speed comes from the simultaneous processing of several instruction streams, with instructions from the various streams being dispatched into METRIC's execution pipeline as they become available for execution. The pipeline is thus kept full, with a mix of instructions for several contexts in execution at the same time. True parallel programming is supported within a single execution unit, the METRIC Context Unit. METRIC's architecture provides for expansion through the addition of multiple Context Units and of specialized Functional Units. The architecture thus spans a range of size and performance from a single-chip microcomputer up through large and powerful multiprocessors. This research concentrates on the specification of the METRIC Context Unit at the architectural level. Performance tradeoffs made during METRIC's design are discussed, and projections of METRIC's performance are made based on simulation studies.
- Research Organization:
- Texas Univ., Austin, TX (USA)
- OSTI ID:
- 5635000
- Country of Publication:
- United States
- Language:
- English
Similar Records
Reduced instruction set architecture for a GaAs microprocessor system
LIBRA: A high-performance balanced computer architecture for Prolog
The Cerberus multiprocessor simulator. [RISC architecture]
Journal Article
·
Wed Oct 01 00:00:00 EDT 1986
· Computer; (United States)
·
OSTI ID:5065014
LIBRA: A high-performance balanced computer architecture for Prolog
Thesis/Dissertation
·
Thu Dec 31 23:00:00 EST 1987
·
OSTI ID:6963763
The Cerberus multiprocessor simulator. [RISC architecture]
Conference
·
Thu Dec 31 23:00:00 EST 1987
·
OSTI ID:5668225