Reduced instruction set architecture for a GaAs microprocessor system
Gate densities that permit the integration of an entire microprocessor on a single chip have been reached in GaAs technology. A reduced instruction set computer, or RISC, architecture is well suited to implementation in GaAs because of its low hardware requirements. The large register file and pipelined architecture typical of RISCs complement the high on-chip gate speeds of GaAs by reducing off-chip communication. In late 1984 Texas Instruments and we at Control Data, under DARPA sponsorship, began a one-year project to develop a GaAs microprocessor system with a RISC architecture. The system developed consists of a CPU, a floating-point coprocessor, or FCOP, a memory management unit, or MMU, and a cable. The streamlined architecture minimizes latencies between instructions while allowing for parallel operation between the CPU and the FCOP. The MMU manages that cache to provide a high hit rate. The tight coupling between CPU, FCOP, and MMU achieves a peak throughput of 200 MIPs.
- Research Organization:
- Control Data Corp., South Minneapolis, MN
- OSTI ID:
- 5065014
- Journal Information:
- Computer; (United States), Journal Name: Computer; (United States) Vol. 19:1; ISSN CPTRB
- Country of Publication:
- United States
- Language:
- English
Similar Records
Architectural approaches to the design of LISP-oriented reduced-instruction set machines
Are RISCs ready for real-time control?
Related Subjects
360603 -- Materials-- Properties
42 ENGINEERING
420800 -- Engineering-- Electronic Circuits & Devices-- (-1989)
99 GENERAL AND MISCELLANEOUS
990200* -- Mathematics & Computers
ARRAY PROCESSORS
ARSENIC COMPOUNDS
ARSENIDES
COMPUTER ARCHITECTURE
COMPUTERS
DATA-FLOW PROCESSING
DESIGN
ELECTRICAL PROPERTIES
ELECTRONIC CIRCUITS
GALLIUM ARSENIDES
GALLIUM COMPOUNDS
GATING CIRCUITS
INTEGRATED CIRCUITS
MATERIALS
MEMORY DEVICES
MICROELECTRONIC CIRCUITS
MICROPROCESSORS
PARALLEL PROCESSING
PERFORMANCE
PHYSICAL PROPERTIES
PNICTIDES
PROGRAMMING
RESEARCH PROGRAMS