Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Analysis of high-performance counter-type A/D converters using RSFQ logic/memory elements

Conference · · IEEE Transactions on Magnetics (Institute of Electrical and Electronics Engineers); (United States)
OSTI ID:5523908
 [1]
  1. Dept. of Physics, Moscow State Univ., Moscow 119899 GSP (SU)

This paper proposes a new family of counter-type Josephson-junction A/D converters using ultrafast RSFQ logic/memory elements. The converters are built of two main blocks: a low-bit differential-code A/D converter running with sub-terahertz clock speed and a RSFQ-logic-based digital processing unit providing digital low-pass filtering and sample rate reduction. It is shown that such converters can be treated as digital SQUIDs processing extremely high slew rate (up to 10{sup 11} {phi}{sub 0}/s) combined with flux resolution close to that of analog dc SQUIDs (up to 10{sup {minus}6} {phi}{sub 0}Hz{sup {minus}1/2}). Several ways of implementation of both main blocks enabling trade-off of these parameters against complexity of converter are presented and discussed.

OSTI ID:
5523908
Report Number(s):
CONF-900944--
Journal Information:
IEEE Transactions on Magnetics (Institute of Electrical and Electronics Engineers); (United States), Journal Name: IEEE Transactions on Magnetics (Institute of Electrical and Electronics Engineers); (United States) Vol. 27:2; ISSN IEMGA; ISSN 0018-9464
Country of Publication:
United States
Language:
English

Similar Records

New elements of the RSFQ logic family
Conference · Thu Feb 28 23:00:00 EST 1991 · IEEE Transactions on Magnetics (Institute of Electrical and Electronics Engineers); (United States) · OSTI ID:5610409

RSFQ logic arithmetic
Conference · Tue Feb 28 23:00:00 EST 1989 · IEEE Trans. Magn.; (United States) · OSTI ID:6043768

Experimental study of the RSFQ logic elements
Conference · Tue Feb 28 23:00:00 EST 1989 · IEEE Trans. Magn.; (United States) · OSTI ID:6086848