Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Architecture of the SPS-1000 superfast FFT processor

Book ·
OSTI ID:5420522
Signal Processing Systems Inc., has developed a new FFT processor called the SPS-1000, similar to the well-known pipelined FFT processor architecture, but permitting parallel as well as cascaded processing elements. Using a set of standard building-block modules, including a butterfly module, storage module and several supporting module types, FFT processors and convolvers with throughput rates in excess of 13 mhz can be configured. Sps-1000 modules are byte sliced so that SPS-1000 systems with arithmetic word lengths of 8, 16, 24 and 32 bits can be provided to suit the dynamic range requirements of the application. 4 references.
OSTI ID:
5420522
Country of Publication:
United States
Language:
English

Similar Records

Pipelined bit-slice architecture eases FFT implementation
Journal Article · Thu Oct 27 00:00:00 EDT 1983 · EDN; (United States) · OSTI ID:5170652

Pipeline and parallel-pipeline FFT processors for VLSI implementations
Journal Article · Tue May 01 00:00:00 EDT 1984 · IEEE Trans. Comput.; (United States) · OSTI ID:6084101

VLSI array processor chip set
Book · Fri Dec 31 23:00:00 EST 1982 · OSTI ID:5421187