Pipeline multiprocessor architecture for high speed cell image analysis
Conference
·
OSTI ID:5294982
A pipeline multiple-microprocessor architecture for high-speed digital image processing is being developed. The goal is a compact, fast, and low-cost pap smear analyzer for cervical cancer detection. Each processor communicates with one or two upstream processors and from one to 13 downstream processors via shared memory. Each of the identical pipeline modules (PC boards) has a Motorla MC6809 microprocessor with a 2 megabyte memory management unit, two 64kbyte dual-port image memories (shared with upstream processors) and one 64kbyte dual-port program memory (shared with a host computer). Intermodule communication is achieved by ribbon cables connected to connectors at the top of the boards. This allows considerable flexibility in configuring the system. This architecture should facilitate efficient (fast, low-cost) implementations of complex single-purpose image processing systems.
- OSTI ID:
- 5294982
- Country of Publication:
- United States
- Language:
- English
Similar Records
Dimensional processing system: a controller for multiprocessor architectures
Multiprocessor shared-memory information exchange
The Cerberus multiprocessor simulator. [RISC architecture]
Book
·
Thu Dec 31 23:00:00 EST 1981
·
OSTI ID:6152970
Multiprocessor shared-memory information exchange
Conference
·
Tue Jan 31 23:00:00 EST 1989
· IEEE Trans. Nucl. Sci.; (United States)
·
OSTI ID:6376635
The Cerberus multiprocessor simulator. [RISC architecture]
Conference
·
Thu Dec 31 23:00:00 EST 1987
·
OSTI ID:5668225