VLSI architectures for syntactic pattern recognition
Conference
·
OSTI ID:5294415
Earley's algorithm has been commonly used for the recognition of general context free languages and error correcting parsing in syntactic pattern recognition. A parallel Earley's recognition algorithm is presented which can be implemented on a triangular shape VLSI array. Simulation results show that this system can recognize a string with length n in 2n+1 system time. A parallel error-correcting recognition algorithm is also presented and implemented on a triangular VLSI array. This array recognizes an erroneous string of length n in time 2n+1 and gives the correct error count. 21 references.
- OSTI ID:
- 5294415
- Country of Publication:
- United States
- Language:
- English
Similar Records
Parallel processing and VLSI architectures for syntactic pattern recognition and image analysis
VLSI architecture for fast context-free language recognition (Earley's algorithm)
VLSI architectures for syntactic pattern recognition algorithms
Thesis/Dissertation
·
Thu Dec 31 23:00:00 EST 1981
·
OSTI ID:5116089
VLSI architecture for fast context-free language recognition (Earley's algorithm)
Conference
·
Thu Dec 31 23:00:00 EST 1981
·
OSTI ID:5248272
VLSI architectures for syntactic pattern recognition algorithms
Conference
·
Fri Dec 31 23:00:00 EST 1982
·
OSTI ID:5107022