Systolic array for the linear-time solution of Toeplitz systems of equations
Journal Article
·
· J. VLSI Comput. Syst.; (United States)
OSTI ID:5210211
The solution of an (n+1)*(n+1) Toeplitz system of linear equations on a one-dimensional systolic architecture is studied. The authors' implementation of an algorithm of Bareiss is shown to require only 0(n) time and 0(n) storage, i.e. constant storage per systolic processor. 29 references.
- Research Organization:
- Australian National Univ., Canberra
- OSTI ID:
- 5210211
- Journal Information:
- J. VLSI Comput. Syst.; (United States), Journal Name: J. VLSI Comput. Syst.; (United States) Vol. 1; ISSN JVCSD
- Country of Publication:
- United States
- Language:
- English
Similar Records
Systolic algorithms for the parallel solution of dense symmetric positive-definite Toeplitz systems. Research report
Highly concurrent algorithm and pipelined architecture for solving Toeplitz systems
Designing linear systolic arrays
Technical Report
·
Fri May 01 00:00:00 EDT 1987
·
OSTI ID:6267353
Highly concurrent algorithm and pipelined architecture for solving Toeplitz systems
Journal Article
·
Mon Jan 31 23:00:00 EST 1983
· IEEE Trans. Acoust., Speech, Signal Process.; (United States)
·
OSTI ID:5083962
Designing linear systolic arrays
Journal Article
·
Thu Nov 30 23:00:00 EST 1989
· Journal of Parallel and Distributed Computing; (USA)
·
OSTI ID:6960988