Ssip-a processor interconnection simulator
Recent growing interest in multiple processor architectures has given rise to the study of procesor-memory interconnections for the determination of better architectures. This paper concerns the development of the SSIP-sistema simulador de interconexao de processadores (processor interconnection simulating system) which allows the evaluation of different interconnection structures comparing its performance in order to provide parameters which would help the designer to define an architcture. A wide spectrum of systems may be evaluated, and their behaviour observed due to the features incorporated into the simulator program. The system modelling and the simulator program implementation are described. Some results that can be obtained are shown, along with the discussion of their usefulness. 12 references.
- OSTI ID:
- 5134750
- Resource Relation:
- Conference: Sponsored by IMACS, Montreal, Canada, 8 Aug 1982
- Country of Publication:
- United States
- Language:
- English
Similar Records
Institute for Sustained Performance, Energy, and Resilience (SuPER)
Avoid That Bus!: Multi-core processors drive adoption of new processor interconnect standards