Efficient bit-level, word-level, and block-level systolic arrays for matrix-matrix multiplication
Conference
·
OSTI ID:5090977
This paper investigates the mapping of matrix-matrix multiplication onto bit level, word level and block level systolic arrays. Highly efficient and regular bit level, word level and block level systolic arrays are described. Efficiencies of many block level and word level systolic arrays reported in this paper approach 100/percent/, three times the efficiencies of systolic arrays reported previously. Bit level systolic arrays reported in this paper require less computation time than do bit level systolic arrays reported previously and, for special matrices, require less cells. Execution times of block level systolic algorithms on sixty-four-element multiprocessor agree with theory.
- Research Organization:
- Lawrence Livermore National Lab., CA (USA)
- DOE Contract Number:
- W-7405-ENG-48
- OSTI ID:
- 5090977
- Report Number(s):
- UCRL-98086; CONF-880110-33; CONF-880110-; ON: DE88011331
- Country of Publication:
- United States
- Language:
- English
Similar Records
Bit-level systolic arrays
A systolic array for efficient matrix-matrix multiplication. [SPRINT]
Systolic arrays
Thesis/Dissertation
·
Sat Dec 31 23:00:00 EST 1988
·
OSTI ID:6093734
A systolic array for efficient matrix-matrix multiplication. [SPRINT]
Conference
·
Sat Feb 28 23:00:00 EST 1987
·
OSTI ID:6315144
Systolic arrays
Book
·
Wed Dec 31 23:00:00 EST 1986
·
OSTI ID:6987556