Multiprocessor bus is ready to meet 32-bit applications of future
Journal Article
·
· Electronics; (United States)
OSTI ID:5085132
Multibus II, which was designed to support systems containing practically any microprocessor, has cleared the way. Moreover, because of its functional partitioned architecture, the latest chips or boards can be easily substituted for their older counterparts without system disruption. In addition, easily expandable inputs and outputs can meet the needs of most applications. The multibus II has five buses: the parallel system bus (IPSB); the local bus extension (ILBX II); the serial system bus (ISSB); and two buses borrowed from the multibus I architecture, the isbx input/output expansion bus and the multichannel direct-memory-access bus. These buses can be combined in almost any way.
- Research Organization:
- Intel Corp., Hillsboro, OR
- OSTI ID:
- 5085132
- Journal Information:
- Electronics; (United States), Journal Name: Electronics; (United States) Vol. 6; ISSN ELECA
- Country of Publication:
- United States
- Language:
- English
Similar Records
Multiprocessing 32-bit buses are starting to blossom
Comparison and status of 32 bit backplane bus architectures
Simulation of bus architectures for multiprocessor systems
Journal Article
·
Wed Mar 21 23:00:00 EST 1984
· Electronics; (United States)
·
OSTI ID:5108373
Comparison and status of 32 bit backplane bus architectures
Conference
·
Thu Jan 31 23:00:00 EST 1985
· IEEE Trans. Nucl. Sci.; (United States)
·
OSTI ID:5001557
Simulation of bus architectures for multiprocessor systems
Book
·
Thu Dec 31 23:00:00 EST 1981
·
OSTI ID:6153056