Compaction and circuit extraction in the magic IC layout system
Although a full-custom approach to the design of integrated circuits offers many advantages over other approaches, it is the most time-consuming design style of all. Much of this time is spent during the debug cycle, making changes to the layout of the circuit and then running a circuit extractor prior to simulating the design. This thesis introduces two new computer-aided design tools that drastically reduce the time spent in this debug cycle: a fast, new circuit extractor, and an operation called plowing for making changes to mask-level layout. Both tools were implemented as part of the Magic IC layout system. The circuit extractor is both incremental and hierarchical. It computes circuit connectivity and transistor dimensions, both internodal and substrate parasitic capacitance, and parasitic resistance. It is parameterized to work across a wide range of MOS technologies. The keys to its speed are a new mask-level extraction algorithm based on corner-stitching, and its ability to extract cells incrementally. Plowing is a new operation for stretching and compacting parts of an IC layout. It allows designers to make topological changes to a layout while maintaining connectivity and layout rule correctness. Plowing can be used to rearrange the geometry of a subcell, compact a sparse layout, or open up new space in a dense layout.
- Research Organization:
- California Univ., Berkeley (USA)
- OSTI ID:
- 5062439
- Country of Publication:
- United States
- Language:
- English
Similar Records
Towards a more accurate extraction of the SPICE netlist from MAGIC based layouts
Extraction of MOS VLSI circuit models including critical interconnect parasitics