Page placement policies for NUMA multiprocessors
Journal Article
·
· Journal of Parallel and Distributed Computing; (United States)
- Dept. of Computer Science, Duke Univ., Durham, NC (US)
In many parallel applications, the size of the program's data exceeds even the very large amount of main memory available on large-scale multiprocessors. Virtual memory, in the sense of a transparent management of the main/secondary memory hierarchy, is a natural solution. The replacement, fetch, and placement policies used in uniprocessor paging systems need to be reexamined in light of the differences in the behavior of parallel computations and in the memory architectures of multiprocessors. In this paper the authors investigate the impact of page placement in nonuniform memory access time (NUMA) shared memory MIMD machines. The authors experimentally evaluate several paging algorithms that incorporate different approaches to the placement issue. Under certain workload assumptions, the results show that placement algorithms that are strongly biased toward local frame allocations but are able to borrow remote frames can reduce the number of page faults over strictly local allocation. The increased cost of memory operations due to the extra remote accesses is more than compensated for by the savings resulting from the reduction in demand fetches, effectively reducing the computation completion time for these programs without having adverse effects on the performance of typical NUMA programs. The authors also discuss some early results obtained from an actual kernel implementation of one of the page placement algorithms.
- OSTI ID:
- 5001639
- Journal Information:
- Journal of Parallel and Distributed Computing; (United States), Journal Name: Journal of Parallel and Distributed Computing; (United States) Vol. 11:2; ISSN JPDCE; ISSN 0743-7315
- Country of Publication:
- United States
- Language:
- English
Similar Records
Critical Path-Based Thread Placement for NUMA Systems
Critical Path-Based Thread Placement for NUMA Systems
Interprocessor invocation on a NUMA multiprocessor. Technical report
Journal Article
·
Sat Dec 31 23:00:00 EST 2011
· Performance Evaluation Review
·
OSTI ID:1048161
Critical Path-Based Thread Placement for NUMA Systems
Conference
·
Tue Nov 01 00:00:00 EDT 2011
·
OSTI ID:1035298
Interprocessor invocation on a NUMA multiprocessor. Technical report
Technical Report
·
Mon Oct 01 00:00:00 EDT 1990
·
OSTI ID:5971577