Critical Path-Based Thread Placement for NUMA Systems
- Virginia Polytechnic Institute and State University (Virginia Tech)
- ORNL
- FORTH-ICS
- Lawrence Livermore National Laboratory (LLNL)
Multicore multiprocessors use Non Uniform Memory Architecture (NUMA) to improve their scalability. However,NUMA introduces performance penalties due to remote memory accesses. Without efficiently managing data layout and thread mapping to cores, scientific applications, even if they are optimized for NUMA, may suffer performance loss. In this paper, we present an algorithm that optimizes the placement of OpenMP threads on NUMA processors. By collecting information from hardware counters and defining new metrics to capture the effects of thread placement, the algorithm reduces NUMA performance penalty by minimizing the critical path of OpenMP parallel regions and by avoiding local memory resource contention. We evaluate our algorithm with NPB benchmarks and achieve performance improvement between 8.13% and 25.68%, compared to the OS default scheduling.
- Research Organization:
- Oak Ridge National Laboratory (ORNL)
- Sponsoring Organization:
- ORNL work for others; SC USDOE - Office of Science (SC)
- DOE Contract Number:
- AC05-00OR22725
- OSTI ID:
- 1048161
- Journal Information:
- Performance Evaluation Review, Journal Name: Performance Evaluation Review Journal Issue: 2 Vol. 40; ISSN 0163-5999
- Country of Publication:
- United States
- Language:
- English
Similar Records
Data and Thread Placement in NUMA Architectures: A Statistical Learning Approach
Page placement policies for NUMA multiprocessors