Skip to main content
U.S. Department of Energy
Office of Scientific and Technical Information

Concurrent error detection in ALUS by recomputing with shifted operands

Journal Article · · IEEE Trans. Comput.; (United States)

A new method of concurrent error detection in the arithmetic and logic units (ALUS) is proposed. This method, called recomputing with shifted operands (RESO), can detect errors in both the arithmetic and logic operations. Reso uses the principle of time redundancy in detecting the errors and achieves its error detection capability through the use of the already existing replicated hardware in the form of identical bit slices. It is shown that for most practical alu implementations, including the carry-lookahead adders, the reso technique will detect all errors caused by faults in a bit-slice or a specific subcircuit of the bit slice. The fault model used is more general than the commonly assumed stuck-at fault model. The authors fault model assumes that the faults are confined to a small area of the circuit and that the precise nature of the faults is not known. This model is very appropriate for the VLSI circuits. 10 references.

Research Organization:
Univ. of Illinois, Urbana
OSTI ID:
5000977
Journal Information:
IEEE Trans. Comput.; (United States), Journal Name: IEEE Trans. Comput.; (United States) Vol. 7; ISSN ITCOB
Country of Publication:
United States
Language:
English

Similar Records

Concurrent-error detection and correction algorithm for fault-tolerant VLSI arithmetic array processors
Thesis/Dissertation · Mon Dec 31 23:00:00 EST 1984 · OSTI ID:6138028

Multiplier and divider array with concurrent error detection
Conference · Thu Dec 31 23:00:00 EST 1981 · OSTI ID:5000309

Dynamic variable precision computation
Patent · Tue May 21 00:00:00 EDT 2019 · OSTI ID:1568373