Single event upset tests of a RISC-based fault-tolerant computer
The project successfully demonstrated that dual lock-step comparison of commercial RISC processors is a viable fault-tolerant approach to handling SEU in space environment. The fault tolerant approach on orbit error rate was 38 times less than the single processor error rate. The random nature of the upsets and appearance in critical code section show it is essential to incorporate both hardware and software in the design and operation of fault-tolerant computers.
- Research Organization:
- Lawrence Livermore National Lab. (LLNL), Livermore, CA (United States)
- Sponsoring Organization:
- USDOE, Washington, DC (United States)
- DOE Contract Number:
- W-7405-ENG-48
- OSTI ID:
- 491917
- Report Number(s):
- UCRL-ID-117471; ON: DE97053111
- Resource Relation:
- Other Information: PBD: 23 Mar 1996
- Country of Publication:
- United States
- Language:
- English
Similar Records
Information Leakage Analysis using a Co-design-Based Fault Injection Technique on a RISC-V Microprocessor
SEU tolerant computer based on the R3000
SEU tolerant computer based on the R3000
Journal Article
·
Wed Mar 17 00:00:00 EDT 2021
· IEEE Transations on Computer-Aided Design of Integrated Circuits and Systems
·
OSTI ID:491917
+1 more
SEU tolerant computer based on the R3000
Conference
·
Sat Jan 30 00:00:00 EST 1993
·
OSTI ID:491917
+3 more
SEU tolerant computer based on the R3000
Conference
·
Sat Jan 30 00:00:00 EST 1993
·
OSTI ID:491917
+3 more